Publications and Presentations
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Logic Synthesis) |
(→Transistor Fabrication) |
||
(20 intermediate revisions by one user not shown) | |||
Line 5: | Line 5: | ||
=== Technology Development === | === Technology Development === | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="624"|[[Media:Akkan_EtAl_H_and_Square_Lattice_Technology_Development.pdf | Technology Development and Modeling of Switching Lattices Using Square and H Shaped Four-Terminal Switches]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | width="550"| Nihat Akkan, Serzat Safaltin, Levent Aksoy, Ismail Cevik, Herman Sedef, Csaba Andras Moritz, and [[Mustafa Altun]] | ||
+ | |- valign="top" | ||
+ | | '''appeared in''': | ||
+ | | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6245516 IEEE Transactions on Emerging Topics in Computing], early access, 2020. | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/6/69/Akkan_EtAl_H_and_Square_Lattice_Technology_Development.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Akkan_EtAl_H_and_Square_Lattice_Technology_Development.pdf | Paper]] | ||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 59: | Line 79: | ||
|} | |} | ||
− | === | + | === Logic Synthesis and Fault/Variation Tolerance === |
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 66: | Line 86: | ||
|- valign=top | |- valign=top | ||
| width="100" |'''title''': | | width="100" |'''title''': | ||
− | | width="624"|[[Media: | + | | width="624"|[[Media:Aksoy_EtAl_Logic_Synthesis_for_Switching_Lattices_under_Delay_Constraint.pdf | Realization of Logic Functions Using Switching Lattices Under a Delay Constraint]] |
|- valign="top" | |- valign="top" | ||
| '''authors''': | | '''authors''': | ||
− | | [[Mustafa Altun]] | + | | Levent Aksoy, Nihat Akkan, Herman Sedef, and [[Mustafa Altun]] |
|- valign="top" | |- valign="top" | ||
| '''appeared in''': | | '''appeared in''': | ||
− | | [http:// | + | | width="624" | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems], early access, 2020. |
|} | |} | ||
− | |||
| align=center width="70" | | | align=center width="70" | | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/ | + | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/5/55/Aksoy_EtAl_Logic_Synthesis_for_Switching_Lattices_under_Delay_Constraint.pdf]]</span> |
<br> | <br> | ||
− | [[Media: | + | [[Media:Aksoy_EtAl_Logic_Synthesis_for_Switching_Lattices_under_Delay_Constraint.pdf | Paper]] |
|} | |} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 133: | Line 122: | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File: | + | [[File:MP4.jpg|60px|link=http://www.ecc.itu.edu.tr/images/7/7c/Aksoy_Altun_Lattice_Synthesis_for_Complex_Functions.mp4]] |
</span> | </span> | ||
− | <br> | + | <br> [http://www.ecc.itu.edu.tr/images/7/7c/Aksoy_Altun_Lattice_Synthesis_for_Complex_Functions.mp4 Slides] |
|} | |} | ||
Line 226: | Line 215: | ||
<br> | <br> | ||
[[Media:Altun_Riedel_Logic_Synthesis_for_Switching_Lattices.pdf | Paper]] | [[Media:Altun_Riedel_Logic_Synthesis_for_Switching_Lattices.pdf | Paper]] | ||
+ | |} | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="624"|[[Media:Altun_Riedel_Synthesizing_Logic_with_Percolation_in_Nanoscale_Lattices.pdf | Synthesizing Logic with Percolation in Nanoscale Lattices]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | [[Mustafa Altun]] and Marc Riedel | ||
+ | |- valign="top" | ||
+ | | '''appeared in''': | ||
+ | | [http://www.igi-global.com/Bookstore/TitleDetails.aspx?TitleId=1117&DetailsType=Description/ International Journal of Nanotechnology and Molecular Computation], Vol. 3, Issue 2, pp. 12–30, 2011. | ||
+ | |} | ||
+ | |||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/3/3b/Altun_Riedel_Synthesizing_Logic_with_Percolation_in_Nanoscale_Lattices.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Altun_Riedel_Synthesizing_Logic_with_Percolation_in_Nanoscale_Lattices.pdf | Paper]] | ||
|} | |} | ||
Line 252: | Line 262: | ||
</span> | </span> | ||
<br> [http://www.ecc.itu.edu.tr/images/2/28/Altun_Riedel_Lattice-Based_Computation_of_Boolean_Functions.ppt Slides] | <br> [http://www.ecc.itu.edu.tr/images/2/28/Altun_Riedel_Lattice-Based_Computation_of_Boolean_Functions.ppt Slides] | ||
+ | |} | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="550"|[[Media:Altun_Riedel_Neuhauser_Nanoscale_Digital_Computation_Through_Percolation.pdf | Nanoscale Digital Computation Through Percolation]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | [[Mustafa Altun]], Marc Riedel, and [http://www.cbs.umn.edu/eeb/contacts/claudia-neuhauser/ Claudia Neuhauser] | ||
+ | |- valign=top | ||
+ | | '''presented at''': | ||
+ | | [http://www.dac.com IEEE/ACM Design Automation Conference (DAC)], San Francisco, USA, 2009. | ||
+ | |} | ||
+ | |||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/0c/Altun_Riedel_Neuhauser_Nanoscale_Digital_Computation_Through_Percolation.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Altun_Riedel_Neuhauser_Nanoscale_Digital_Computation_Through_Percolation.pdf | Paper]] | ||
+ | | align="center" width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | |||
+ | [[File:PPT.jpg|60px|link=http://www.ecc.itu.edu.tr/images/f/fe/Altun_Riedel_Neuhauser_Nanoscale_Digital_Computation_Through_Percolation.ppt]] | ||
+ | </span> | ||
+ | <br> [http://www.ecc.itu.edu.tr/images/f/fe/Altun_Riedel_Neuhauser_Nanoscale_Digital_Computation_Through_Percolation.ppt Slides] | ||
|} | |} | ||
Line 277: | Line 315: | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File:PPT.jpg|60px|link=]] | + | [[File:PPT.jpg|60px|link=http://www.ecc.itu.edu.tr/images/3/3a/Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pptx]] |
</span> | </span> | ||
− | <br> Slides | + | <br> [http://www.ecc.itu.edu.tr/images/3/3a/Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pptx Slides] |
|} | |} | ||
Line 285: | Line 323: | ||
=== Comprehensive Performance Optimization=== | === Comprehensive Performance Optimization=== | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="550"|[[Media:Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf | Circuit Design Steps for Nano-Crossbar Arrays: Area-Delay-Power Optimization with Fault Tolerance]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | width="550"| Ceylan Morgul, Luca Frontini, Onur Tunali, Lorena Anghel, Valentina Ciriani, Ioana Vatajelu, Csaba Moritz, Mircea Stan, Dan Alexandrescu, and [[Mustafa Altun]] | ||
+ | |- valign=top | ||
+ | | '''appeared in''': | ||
+ | | width="624" | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=7729 IEEE Transactions on Nanotechnology], early access, 2020. | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/db/Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf | Paper]] | ||
+ | |||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 453: | Line 513: | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
− | | [http://www. | + | | [http://www.eng.ucy.ac.cy/theocharides/isvlsi16/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Pittsburgh, USA, 2016. |
|} | |} | ||
Line 469: | Line 529: | ||
|} | |} | ||
− | === Fault/Variation Tolerance | + | === Logic Synthesis and Fault/Variation Tolerance === |
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 748: | Line 808: | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
− | | [http://www. | + | | [http://www.eng.ucy.ac.cy/theocharides/isvlsi16/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Pittsburgh, USA, 2016. |
|} | |} | ||
Line 812: | Line 872: | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
− | | [http://www. | + | | [http://www.eng.ucy.ac.cy/theocharides/isvlsi20/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Limassol, Cyprus, 2020. |
|} | |} | ||
Line 823: | Line 883: | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File:PPT.jpg|60px|link=]] | + | [[File:PPT.jpg|60px|link=http://www.ecc.itu.edu.tr/images/7/7f/Nojehdeh_Aksoy_Altun_Approximate_ANN.pptx]] |
</span> | </span> | ||
− | <br> Slides | + | <br> [http://www.ecc.itu.edu.tr/images/7/7f/Nojehdeh_Aksoy_Altun_Approximate_ANN.pptx Slides] |
|} | |} | ||
Line 909: | Line 969: | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
− | | [http://www. | + | | [http://www.eng.ucy.ac.cy/theocharides/isvlsi17/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Bochum, Germany, 2017. |
|} | |} | ||
Line 963: | Line 1,023: | ||
=== Transistor Fabrication === | === Transistor Fabrication === | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc; " | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="624"|[[Media:Ordokhani_EtAl_SWCNT_Fabrication_with_Sonication.pdf| Improving Threshold Voltage and ON/OFF Current Ratio of Single-Walled Carbon Nanotube Field-Effect Transistor by Post-Sonication Treatments | ||
+ | ]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | Fereshteh Ordokhani, Beyza Yedikardes, Ece Kurt, Nihat Akkan, Nilgün Yavuz, Esra Zayim, and [[Mustafa Altun]] | ||
+ | |- valign="top" | ||
+ | | '''appeared in''': | ||
+ | | [http://www.journals.elsevier.com/thin-solid-films Thin Solid Films], early access, 2021. | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/5/5e/Ordokhani_EtAl_SWCNT_Fabrication_with_Sonication.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Ordokhani_EtAl_SWCNT_Fabrication_with_Sonication.pdf | Paper]] | ||
+ | |||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 970: | Line 1,053: | ||
|- valign=top | |- valign=top | ||
| width="100" |'''title''': | | width="100" |'''title''': | ||
− | | width="550"|[[Media:Yedikardes_EtAl_P3HT_WO3_Organic_Transistors.pdf | | + | | width="550"|[[Media:Yedikardes_EtAl_P3HT_WO3_Organic_Transistors.pdf | Enhanced Electrical Properties of P3HT:WO3 Hybrid Thin Film Transistors]] |
|- valign="top" | |- valign="top" | ||
| '''authors''': | | '''authors''': | ||
| width="550"|Beyza Yedikardes, Fereshteh Ordokhani, Nihat Akkan, Ece Kurt, Esra Zayim, Nilgün Yavuz, and [[Mustafa Altun]] | | width="550"|Beyza Yedikardes, Fereshteh Ordokhani, Nihat Akkan, Ece Kurt, Esra Zayim, Nilgün Yavuz, and [[Mustafa Altun]] | ||
+ | |- valign=top | ||
+ | | '''appeared in''': | ||
+ | | width="550"| [http://www.springer.com/journal/11664 Journal of Electronic Materials], Vol. 50, Issue 4, pp. 2466–2475, 2021. | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
Line 983: | Line 1,069: | ||
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/d5/Yedikardes_EtAl_P3HT_WO3_Organic_Transistors.pdf]]</span> | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/d5/Yedikardes_EtAl_P3HT_WO3_Organic_Transistors.pdf]]</span> | ||
<br> | <br> | ||
− | [[Media:Yedikardes_EtAl_P3HT_WO3_Organic_Transistors.pdf | | + | [[Media:Yedikardes_EtAl_P3HT_WO3_Organic_Transistors.pdf | Paper]] |
| align="center" width="70" | | | align="center" width="70" | | ||
<span class="plainlinks"> | <span class="plainlinks"> |
Revision as of 10:23, 15 April 2021
Listed below are the papers, first authored by our group members as an indication that the related research is mainly conducted in our group, and the presentations. Research topics are ordered from newest to oldest as well as by considering their importance. Under each topic, papers are ordered from newest to oldest. All materials are subject to copyrights.
Computing with Switching Lattices
Technology Development
|
|
|
|
|
Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
|
|
Energy Efficient ANN Hardware Implementation
|
|
Computing with Nano-Crossbar Arrays
Comprehensive Performance Optimization
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Stochastic and Bit Stream Computing
|
|
|
|
|
National Publications in Turkish
|
|
|
Approximate Computing
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Large-Area Electronics
Transistor Fabrication
|
|
|
Organic Transistor Modeling
|
|
|
Reversible Computing
CMOS Fault Tolerance
|
|
|
|
|
Logic Synthesis
|
|
|
National Publications in Turkish
|
|
|
Reliability of Electronic Products
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Analog Circuit Design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
Discrete Mathematics
|
|