You are looking at the HTML representation of the XML format.
HTML is good for debugging, but probably is not suitable for your application.
See complete documentation, or API help for more information.
<?xml version="1.0"?>
<api>
  <query-continue>
    <allpages gapfrom="Çalışanlar" />
  </query-continue>
  <query>
    <pages>
      <page pageid="11" ns="0" title="Research">
        <revisions>
          <rev xml:space="preserve">Our research aims to develop novel ways of computing, circuit design, and reliability for electronic circuits and systems. Our research mainly targets emerging technologies and new computing paradigms. 
Listed below are the research topics, ordered from newest to oldest as well as by considering their importance. Each topic is explained briefly in support with related papers and projects. 

&lt;div style=&quot;float:center; font-size:110%; font-weight:bold; clear:both; padding:0; margin:0.0em;&quot;&gt;__TOC__&lt;/div&gt;
&lt;h5&gt;
&lt;/h5&gt;
{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBCBF; text-align:center; padding:1px; border-bottom:1px #8FBCBF solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Computing with Switching Lattices &lt;/h2&gt;

|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

A switching lattice, formed as a two dimensional network of four-terminal switches, is introduced as a crossbar based, regular, dense, area-efficient, and CMOS-compatible structure for logic computing. A four-terminal switch, corresponding to a crossbar cross-point or a lattice site, has one control input and four terminals. The control input makes all of its terminals either all disconnected (OFF) or all connected (ON).

[[Image:research_lattice_logic.png|center|none|800px|link=]] 

&lt;h3&gt;
Technology Development&lt;/h3&gt;

We show that '''switching lattices are CMOS-compatible'''. For this purpose, we propose 
different four-terminal switch structures, and construct them in three dimensional
technology computer-aided design (TCAD) environment as well as in Cadence environment satisfying the design rules of the TSMC 65nm CMOS process and perform
simulations. 
Experimental results show that the realization of logic functions using switching lattices occupy '''much less layout area''' and have
competitive delay and power consumption values when compared to the conventional CMOS implementations.

[[Image:research_lattice_technology.png|center|none|800px|link=]] 

&lt;h3&gt;
Performance Optimization&lt;/h3&gt;
We propose a logic synthesis algorithm to optimize '''lattice sizes under a delay constraint'''. We also propose '''static and dynamic logic solutions for area-delay-power efficiency''' of the lattices.
&lt;!-- [[Image:Research-2.png|center|none|800px|link=]] --&gt;

&lt;h3&gt;
Synthesis&lt;/h3&gt;
We propose '''optimal and heuristic''' algorithms to implement logic functions with minimum size switching lattices.
&lt;!-- [[Image:Research-1.png|center|none|800px|link=]] --&gt;

&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media: Akkan_EtAl_H_and_Square_Lattice_Technology_Development.pdf | Technology Development and Modeling of Switching Lattices Using Square and H Shaped Four-Terminal Switches]]
|- valign=&quot;top&quot;
| '''authors''':
| width=&quot;450&quot;| Nihat Akkan, Serzat Safaltin, Levent Aksoy, Ismail Cevik, Herman Sedef, Csaba Andras Moritz, and [[Mustafa Altun]] 
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot; | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6245516 IEEE Transactions on Emerging Topics in Computing], early access, 2020.
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.date-conference.com/ Design, Automation and Test in Europe (DATE)], Grenoble, France, 2020.
|}

| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/6/69/Akkan_EtAl_H_and_Square_Lattice_Technology_Development.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Akkan_EtAl_H_and_Square_Lattice_Technology_Development.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/1/1c/Cevik_Aksoy_Altun_CMOS_Implementation_of_Switching_Lattices.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/1/1c/Cevik_Aksoy_Altun_CMOS_Implementation_of_Switching_Lattices.pptx Slides]
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Aksoy_Altun_Realizations_with_Switching_Lattices.pdf | Novel Methods for Efficient Realization of Logic Functions Using Switching Lattices]]
|- valign=&quot;top&quot;
| '''authors''':
| Levent Aksoy and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot; | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=12 IEEE Transactions on Computers], Vol. 69, Issue 3, pp. 427&amp;ndash;440, 2020.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.date-conference.com/ Design, Automation and Test in Europe (DATE)], Florence, Italy, 2019.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/e/e0/Aksoy_Altun_Realizations_with_Switching_Lattices.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Aksoy_Altun_Realizations_with_Switching_Lattices.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/5/54/Aksoy_Altun_SAT_based_Synthesis_of_Switching_Lattices.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/5/54/Aksoy_Altun_SAT_based_Synthesis_of_Switching_Lattices.pptx Slides]
|}

|}
| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;
|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;| Implementation of 3D Nano Stuctures and Switching Lattices
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| width=&quot;450&quot;| [https://ufuk2020.org.tr/en/content/tubitak-nsf-joint-research-program TUBITAK-NSF Joint Research Program (2501)]
|- valign=&quot;top&quot;
| '''budget''':
| 720.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2019-2022
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Design, fabrication, and test of switching lattices and nano-crossbars within 3D interconnect architectures.

|} 
|}

|}
|}
|}


{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBCAF; text-align:center; padding:1px; border-bottom:1px #8FBCAF solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Energy Efficient ANN Hardware Implementation &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

We aim to use '''hardware aware training''' techniques, new '''hybrid bit parallel-serial''' number representations, and constant multiplication based '''sharing''' techniques to reduce energy consumption of feed-forward artificial neural networks (ANNs).

[[Image:research_ANN.png|center|none|800px|link=]] 


&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;| [[Media:Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pdf | Efficient Time-Multiplexed Realization of Feedforward Artificial Neural Networks]]
|- valign=&quot;top&quot;
| '''authors''':
| Levent Aksoy, Sajjad Parvin, Mohammadreza Nojehdeh, and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://iscas2020.org/ IEEE International Symposium on Circuits and Systems (ISCAS)], Seville, Spain, 2020.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/e/eb/Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/3/3a/Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/3/3a/Aksoy_Parvin_Nojehdeh_Altun_Time_Multiplexed_ANN_Implementation.pptx Slides]
|}
|}

| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Energy-Efficient Hardware Design of Artificial Neural Networks (ANNs) for Mobile Platforms
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/destekler/akademik/ulusal-destek-programlari/icerik-1001-bilimsel-ve-teknolojik-arastirma-projelerini-destekleme-pr TUBITAK Scientific and Technological Research Projects Funding Program (1001)]
|- valign=&quot;top&quot;
| '''budget''':
| 400.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2020-2023
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Implementing energy-efficient ANNs by changing the rules of computing from the level of number representations to the level of circuit and system design.

|} 
|}
&lt;!-- {| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;| Gate and Transistor Implementations of Accurate Arithmetic Operation Blocks with Stochastic Logic
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://bap.itu.edu.tr/ Istanbul Technical University Research Support Program (ITU-BAP)]
|- valign=&quot;top&quot;
| '''duration''':
| 2017-2019
|}
 
|} --&gt;
|}
|}
|}


{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC9F; text-align:center; padding:1px; border-bottom:1px #8FBC9F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Computing with Nano-Crossbar Arrays &lt;/h2&gt;

|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

Nano-crossbar arrays have emerged as a strong candidate technology to replace CMOS in near future. They are regular and dense structures. Computing with crossbar arrays is achieved by its crosspoints behaving as switches, either two-terminal or four-terminal. Depending on the technology used, a two-terminal switch behaves as a diode, a resistive/memristive switch, or a field effect transistor (FET). On the other hand, a four-terminal switch has a unique behavior. While there have been many different technologies proposed for two-terminal switch based arrays, technology development for four-terminal switch based arrays, called switching lattices, has recently started.

For both two-terminal and four-terminal switch based arrays, we aim to develop a complete synthesis and performance optimization methodology for switching nano-crossbar arrays that leads to the design and construction of an emerging nanocomputer. We also aim to develeop CMOS-compatible technologies for crossbar arrays, specifically for switching lattices.

[[Image:Research_nano-2019.png|center|none|800px|link=]]

&lt;h3&gt;
Technology Development&lt;/h3&gt;

Although a four-terminal switch based array offers a '''significant area advantage''', in terms of the number of switches, compared to the ones having two-terminal switches, its realization at the technology level needs
further justifications and raises a number of questions about its
feasibility. We answer these questions. By using
three dimensional technology computer-aided design (TCAD)
simulations, we show that '''four-terminal switches can be directly implemented with the CMOS technology'''. Then, by fitting the TCAD simulation data
to the standard CMOS current-voltage equations, we develop a
Spice model of a four-terminal switch. 

&lt;h3&gt;
Performance Optimization&lt;/h3&gt;

We study crossbar arrays including the memristive ones. We
propose a '''defect-tolerant logic synthesis algorithms by considering area, delay, and power costs''' of the arrays.
&lt;!-- [[Image:Research-2.png|center|none|800px|link=]] --&gt;

&lt;h3&gt;
Fault Tolerance&lt;/h3&gt;

We examine reconfigurable crossbar arrays by considering randomly occurred '''stuck-open and stuck-closed crosspoint faults'''. In the presence of '''permanent''' faults, a fast and accurate heuristic algorithm is proposed that uses the techniques of index sorting, backtracking, and row matching. In the presence of '''transient''' faults, tolerance analysis is performed by formally and recursively determining tolerable fault positions.
&lt;!-- [[Image:Research-2.png|center|none|800px|link=]] --&gt;

&lt;h3&gt;
Synthesis&lt;/h3&gt;
We study '''implementation of Boolean functions''' with nano-crossbar arrays where each crosspoint behaves as a diode, a FET, and a four-terminal switch. For these three types, we give array size formulations for a given Boolean function. Additionally, we focus on four-terminal switch based implementations and propose an algorithm that implements Boolean functions with '''optimal array sizes'''.
&lt;!-- [[Image:Research-1.png|center|none|800px|link=]] --&gt;

&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media: Safaltin_EtAl_Technology_Development_for_Switching_Lattices.pdf| Realization of Four-Terminal Switching Lattices: Technology Development and Circuit Modeling]]
|- valign=&quot;top&quot;
| '''authors''':
| width=&quot;450&quot;| Serzat Safaltin, Oguz Gencer, Ceylan Morgul, Levent Aksoy, Sebahattin Gurmen, Csaba Andras Moritz, and [[Mustafa Altun]]
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.date-conference.com/ Design, Automation and Test in Europe (DATE)], Florence, Italy, 2019.
|}

| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/2/2c/Safaltin_EtAl_Technology_Development_for_Switching_Lattices.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Safaltin_EtAl_Technology_Development_for_Switching_Lattices.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/7/71/Safaltin_EtAl_Technology_Development_for_Switching_Lattices.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/7/71/Safaltin_EtAl_Technology_Development_for_Switching_Lattices.pptx Slides]
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Tunali_Morgul_Altun_Defect_Tolerant_Memristor_Crossbars.pdf | Defect Tolerant Logic Synthesis for Memristor Crossbars with Performance Evaluation]]
|- valign=&quot;top&quot;
| '''authors''':
| Onur Tunali and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot; | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=40 IEEE Micro], Vol. 38, Issue 5, pp. 22&amp;ndash;31, 2018.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.date-conference.com/ Design, Automation and Test in Europe (DATE)], Dresden, Germany, 2018.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/db/Tunali_Morgul_Altun_Defect_Tolerant_Memristor_Crossbars.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Tunali_Morgul_Altun_Defect_Tolerant_Memristor_Crossbars.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/b/b8/Tunali_Altun_Logic_Synthesis_and_Defect_Tolerance_for_Memristive_Crossbars.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/b/b8/Tunali_Altun_Logic_Synthesis_and_Defect_Tolerance_for_Memristive_Crossbars.pptx Slides]
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Altun_EtAl_Synthesis_and_Testing_for_Switching_Nano_Crossbar_Arrays.pdf | Logic Synthesis and Testing Techniques for Switching Nano-Crossbar Arrays]]
|- valign=&quot;top&quot;
| '''authors''':
| width=&quot;450&quot;| Dan Alexandrescu, [[Mustafa Altun]], Lorena Anghel, Anna Bernasconi, Valentina Ciriani, Luca Frontini, and Mehdi Tahoori
|- valign=top
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot; | [http://www.journals.elsevier.com/microprocessors-and-microsystems/ Microprocessors and Microsystems], Vol. 54, pp. 14&amp;ndash;25, 2017.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://dsd-seaa2016.cs.ucy.ac.cy/index.php Euromicro Conference on Digital System Design (DSD)], Limassol, Cyprus, 2016.
|}

| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/0a/Altun_EtAl_Synthesis_and_Testing_for_Switching_Nano_Crossbar_Arrays.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Altun_EtAl_Synthesis_and_Testing_for_Switching_Nano_Crossbar_Arrays.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PDF.png|65px|link=https://www.ecc.itu.edu.tr/images/7/7f/Altun_EtAl_Synthesis_and_Performance_Optimization_of_a_Switching_Nano-crossbar_Computer_SLIDES.pdf]]
&lt;/span&gt;
&lt;br&gt; [[Media:Altun_EtAl_Synthesis_and_Performance_Optimization_of_a_Switching_Nano-crossbar_Computer_SLIDES.pdf | Slides]]
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Tunali_Altun_Permanent_and_Transient_Fault_Tolerance_for_Reconfigurable_Nano-Crossbar_Arrays.pdf | Permanent and Transient Fault Tolerance for Reconfigurable Nano-Crossbar Arrays]]
|- valign=&quot;top&quot;
| '''authors''':
| Onur Tunali and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot; | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems], Vol. 36, Issue 5, pp. 747&amp;ndash;760, 2017.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.nanoarch.org/ IEEE/ACM International Symposium on Nanoscale Architectures&lt;br&gt; (NANOARCH)], Boston, USA, 2015.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/c/cc/Tunali_Altun_Permanent_and_Transient_Fault_Tolerance_for_Reconfigurable_Nano-Crossbar_Arrays.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Tunali_Altun_Permanent_and_Transient_Fault_Tolerance_for_Reconfigurable_Nano-Crossbar_Arrays.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/f/f9/Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/f/f9/Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pptx Slides]
|}
&lt;!--
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Altun_Riedel_Logic_Synthesis_for_Switching_Lattices.pdf | Logic Synthesis for Switching Lattices]]
|- valign=&quot;top&quot;
| '''authors''':
| [[Mustafa Altun]] and Marc Riedel
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot;| [http://www.computer.org/portal/web/tc IEEE Transactions on Computers], Vol. 61, Issue 11, pp. 1588&amp;ndash;1600, 2012.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| [http://www.dac.com Design Automation Conference (DAC)], Anaheim, USA, 2010.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/c/ca/Altun_Riedel_Logic_Synthesis_for_Switching_Lattices.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Altun_Riedel_Logic_Synthesis_for_Switching_Lattices.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/2/28/Altun_Riedel_Lattice-Based_Computation_of_Boolean_Functions.ppt]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/2/28/Altun_Riedel_Lattice-Based_Computation_of_Boolean_Functions.ppt Slides]
|}
--&gt;
|}
| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;
|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Synthesis and Performance Optimization of a Switching Nano-Crossbar Computer
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| width=&quot;558&quot;| [http://ec.europa.eu/research/mariecurieactions/about-msca/actions/rise/index_en.htm European Union/European Commission H2020 MSCA Research and Innovation Staff Exchange Program (RISE)]
|- valign=&quot;top&quot;
| '''budget''':
| 724.500 EURO
|- valign=&quot;top&quot;
| '''duration''':
| 2015-2019, ''completed''
|}
 {| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Developing a complete synthesis methodology for nano-crossbar arrays, and implementing technology-dependent state machines that leads to the design and construction of an emerging computer.

|}

|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Synthesis and Reliability Analysis of Nano Switching Arrays
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/destekler/akademik/ulusal-destek-programlari/icerik-3501-kariyer-gelistirme-programi TUBITAK Career Program (3501)]
|- valign=&quot;top&quot;
| '''budget''':
| 190.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2014-2017, ''completed''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Performing logic synthesis, fault tolerance, and performance optimization for nano-crossbar arrays.

|}
|}

|}
|}
|}


&lt;!--        STOCHASTIC       --&gt;

{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC8F; text-align:center; padding:1px; border-bottom:1px #8FBC8F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Stochastic and Bit Stream Computing &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

We propose a novel computing paradigm “Bit Stream Computing (BSC)” that does not necessarily employ randomly or Binomially distributed bit streams as stochastic
computing does. '''Any type of streams can be used either stochastic
or deterministic'''. The proposed paradigm benefits from the area
advantage of stochastic logic and the accuracy advantage of
conventional binary logic. We implement '''accurate arithmetic
multiplier and adder circuits''', classified as asynchronous or
synchronous. We believe that this study '''opens
up new horizons for computing that enables us to implement
much smaller yet accurate arithmetic circuits''' compared to the
conventional binary and stochastic ones.

&lt;!-- &lt;h3&gt;
Accurate Arithmetic Implementations&lt;/h3&gt;

We propose a method to overcome the main drawback in stochastic computing, '''low accuracy''' or related '''long computing times'''. Our method manipulates stochastic bit streams with the aid of feedback mechanisms. We implement error-free arithmetic multiplier and adder circuits by considering performance parameters area, delay, and accuracy. --&gt;
[[Image:Research_Bit_Stream.png|center|none|800px|link=]]

&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Vahapoglu_Altun_From_Stochastic_To_Bit_Stream_Computing.pdf | From Stochastic to Bit Stream Computing: Accurate Implementation of Arithmetic Circuits and Applications in Neural Networks]]
|- valign=&quot;top&quot;
| '''authors''':
| Ensar Vahapoglu and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| arXiv, 1805.06262, 2018.
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.eng.ucy.ac.cy/theocharides/isvlsi16/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Pittsburgh, USA, 2016.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/7/73/Vahapoglu_Altun_From_Stochastic_To_Bit_Stream_Computing.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Vahapoglu_Altun_From_Stochastic_To_Bit_Stream_Computing.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/d/d6/Vahapoglu_Altun_Accurate_Synthesis_of_Arithmetic_Operations_with_Stochastic_Logic.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/d/d6/Vahapoglu_Altun_Accurate_Synthesis_of_Arithmetic_Operations_with_Stochastic_Logic.pptx Poster]
|}
|}

| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Implementation of Accurate Stochastic Circuit Blocks and their Applications for Printed/Flexible Electronic Systems
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/destekler/akademik/ulusal-destek-programlari/icerik-1001-bilimsel-ve-teknolojik-arastirma-projelerini-destekleme-pr TUBITAK Scientific and Technological Research Projects Funding Program (1001)]
|- valign=&quot;top&quot;
| '''budget''':
| 260.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2017-2020, ''completed''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Improving accuracy in stochastic computing with implementing error–free aritmetic blocks, and using them in large-area electronics. 

|} 
|}
&lt;!-- {| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;| Gate and Transistor Implementations of Accurate Arithmetic Operation Blocks with Stochastic Logic
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://bap.itu.edu.tr/ Istanbul Technical University Research Support Program (ITU-BAP)]
|- valign=&quot;top&quot;
| '''duration''':
| 2017-2019
|}
 
|} --&gt;
|}
|}
|}


&lt;!--        APPROXIMATE      --&gt;

{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC7F; text-align:center; padding:1px; border-bottom:1px #8FBC7F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Approximate Circuit and System Design &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |
&lt;!-- &lt;h3&gt;
Power/Area Efficient Approximate System Design Methodology&lt;/h3&gt; --&gt;

This work provides '''power/area efficiency of circuit-level design with accuracy supervision of system-level design'''. First, approximate computational units, mostly adders and multipliers, are synthesized in circuit level. Then, in system level, the appropriate approximate computational units are selected to minimize the total computation cost, yet maintaining
the ultimate performance. The method investigates the overall system from the highest level down to the arithmetic units to determine the sufficient output quality at each block. 

[[Image:Research-approximate.png|center|none|800px|link=]]

&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{| 
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Nojehdeh_Altun_Approximate_Adders_Multipliers.pdf | Systematic Synthesis of Approximate Adders and Multipliers with Accurate Error Calculations]]
|- valign=&quot;top&quot;
| '''authors''':
| Mohammadreza Nojehdeh and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot; | [http://www.journals.elsevier.com/integration Integration, the VLSI Journal], Vol. 70, pp. 99&amp;ndash;107, 2020.
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.eng.ucy.ac.cy/theocharides/isvlsi20/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Limassol, Cyprus, 2020.
|}
| align=center width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/c/c8/Nojehdeh_Altun_Approximate_Adders_Multipliers.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Nojehdeh_Altun_Approximate_Adders_Multipliers.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/7/7f/Nojehdeh_Aksoy_Altun_Approximate_ANN.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/7/7f/Nojehdeh_Aksoy_Altun_Approximate_ANN.pptx Slides]
|}
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{| 
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Ayhan_Altun_Circuit_Aware_Approximate_System_Design.pdf| Circuit Aware Approximate System Design with Case Studies in Image Processing and Neural Networks]]
|- valign=&quot;top&quot;
| '''authors''':
| Tuba Ayhan and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6287639 IEEE Access], Vol. 7, pp. 4726&amp;ndash;4734, 2019.
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.eng.ucy.ac.cy/theocharides/isvlsi17/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Bochum, Germany, 2017.
|}

| align=center width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/9/90/Ayhan_Altun_Circuit_Aware_Approximate_System_Design.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Ayhan_Altun_Circuit_Aware_Approximate_System_Design.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/8/86/Ayhan_Kula_Altun_Approximate_System_Design_Methodology.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/8/86/Ayhan_Kula_Altun_Approximate_System_Design_Methodology.pptx Slides]
|}

|}

| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Design of Reconfigurable Circuits and Systems that can Perform Approximate Computation and their Use in Image Processing Applications Involving Learning
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/destekler/akademik/ulusal-destek-programlari/icerik-1001-bilimsel-ve-teknolojik-arastirma-projelerini-destekleme-pr TUBITAK Scientific and Technological Research Projects Funding Program (1001)]
|- valign=&quot;top&quot;
| '''budget''':
| 230.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2017-2020, ''completed''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Developing a hierarchical circuit/system design approach that can find solutions close to optimal solutions for power/energy consumption by determining the required accuracy performance of each circuit block, depending on the level of accuracy or quality desired from the system.
|}
|}
|}
|}
|}

&lt;!--        QUANTUM       --&gt;

{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC6F; text-align:center; padding:1px; border-bottom:1px #8FBC6F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Reversible Computing &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

Unlike conventional CMOS circuits, reversible circuits do not have latent faults, so faults occurring in internal circuit nodes
always result in an error at the output. This is a unique feature for online or concurrent fault tolerance. Motivated by this, we implement error tolerant CMOS circuit blocks by exploiting reversible computing.  We first synthesize reversible circuits with reversible gates; then we make them fault-tolerant; and  finally we perform conversion from reversible gates to CMOS gates.


[[Image:Research-reversible-2.png|center|none|800px|link=]]

&lt;h3&gt;

Perfect Online Error Detection &lt;/h3&gt;

In order to achieve a CMOS circuit having '''100% online or concurrent error detection''', we exploit reversible computing by proposing a new, fault preservative, and reversible gate library. We ensure that the parity, even or odd, is preserved at all levels including the output level unless there is a faulty node.
&lt;!--&lt;h3&gt;

Synthesis &lt;/h3&gt;

We propose a fast synthesis algorithm that implements any given reversible Boolean function with reversible gates. Instead of an exhaustive search on every given function, our algorithm creates a library of '''essential functions''' and performs '''sorting'''. As an example, to implement 4 bit circuits we only use 120 essential functions out of all 20922789888000 functions. We also perform optimization for both '''reversible and quantum circuit costs''' by considering adjacent gate pairs.
--&gt;
&lt;h3&gt;

Online Error Detection and Correction &lt;/h3&gt;

We develop two techniques to make a reversible circuit fault-tolerant by using multiple-control Toffoli gates. The first technique is based on '''single parity preserving''', and offers error detection for odd number of errors at the output. The second technique is constructed on '''Hamming codes for error correction'''. We also claim that perfect error detection is possible with conservative reversible gates such as a Fredkin gate. As the next step, we '''utilize the proposed reversible circuits with conventional CMOS gates'''.

&lt;!-- [[Image:Research-4.png|center|none|800px|link=]] --&gt;
&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{| 
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Parvin_Altun_Perfect_Concurrent_Fault_Detection.pdf| Perfect Concurrent Fault Detection in CMOS Logic Circuits Using Parity Preservative Reversible Gates
]]
|- valign=&quot;top&quot;
| '''authors''':
| Sajjad Parvin and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6287639 IEEE Access], Vol. 7, pp. 163939&amp;ndash;163947, 2019.
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://tima.univ-grenoble-alpes.fr/conferences/iolts/iolts19/ IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS)], Rhodes Island, Greece, 2019.
|}

| align=center width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/3/3c/Parvin_Altun_Perfect_Concurrent_Fault_Detection.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Parvin_Altun_Perfect_Concurrent_Fault_Detection.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=http://www.ecc.itu.edu.tr/images/f/f4/Parvin_Altun_CMOS_Fault_Tolerance_with_Preservative_Reversible_Gates.pptx]]
&lt;/span&gt;
&lt;br&gt; [http://www.ecc.itu.edu.tr/images/f/f4/Parvin_Altun_CMOS_Fault_Tolerance_with_Preservative_Reversible_Gates.pptx Poster]
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;
|
{| 
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;524&quot;|[[Media:Altun_Parvin_Cilasun_Exploiting_Reversible_Computing_for_CMOS_Fault_Tolerance.pdf| Exploiting Reversible Computing for Latent-Fault-Free Error Detecting/Correcting CMOS Circuits
]]
|- valign=&quot;top&quot;
| '''authors''':
| [[Mustafa Altun]], Sajjad Parvin, and Husrev Cilasun
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6287639 IEEE Access], Vol. 6, pp. 74475&amp;ndash;74484, 2018.
|}
| align=center width=&quot;70&quot; | 
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/7/7d/Altun_Parvin_Cilasun_Exploiting_Reversible_Computing_for_CMOS_Fault_Tolerance.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Altun_Parvin_Cilasun_Exploiting_Reversible_Computing_for_CMOS_Fault_Tolerance.pdf | Paper]]
|}

&lt;!-- {| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Susam_Altun_Fast_Synthesis_of_Reversible_Circuits_using_a_Sorting_Algorithm_and_Optimization.pdf| Fast Synthesis of Reversible Circuits using a Sorting Algorithm and Optimization]]
|- valign=&quot;top&quot;
| '''authors''':
| Omercan Susam and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot;| [http://www.oldcitypublishing.com/journals/mvlsc-home/ Journal of Multiple-Valued Logic and Soft Computing], Vol. 29, Issue 1-2, pp. 1&amp;ndash;23, 2017.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://www.ieee-icecs2014.org/ IEEE International Conference on Electronics Circuits and Systems (ICECS)], Marseille, France, 2014.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/c/cd/Susam_Altun_Fast_Synthesis_of_Reversible_Circuits_using_a_Sorting_Algorithm_and_Optimization.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Susam_Altun_Fast_Synthesis_of_Reversible_Circuits_using_a_Sorting_Algorithm_and_Optimization.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/d/d0/Susam_Altun_An_Efficient_Algorithm_to_Synthesize_Quantum_Circuits_and_Optimization.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/d/d0/Susam_Altun_An_Efficient_Algorithm_to_Synthesize_Quantum_Circuits_and_Optimization.pptx Slides]
|}
--&gt;
|}

| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Implementation of a Fault-Aware 8-Bit Reversible Microprocessor
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/destekler/akademik/ulusal-destek-programlari/icerik-1002-hizli-destek-programi TUBITAK Short Term R&amp;D Funding Program (1002)]
|- valign=&quot;top&quot;
| '''budget''':
| 30.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2016-2017, ''completed''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Developing a synthesis methodology for online fault aware reversible circuits and implementing their CMOS counterparts.

|}  
|}

&lt;!-- {| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Quantum Circuit Design and Computation
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://bap.itu.edu.tr/ Istanbul Technical University Research Support Program (ITU-BAP)]
|- valign=&quot;top&quot;
| '''duration''':
| 2014-2015, ''completed''
|}
 
|} --&gt;

|}
|}
|}

&lt;!--        RELIABILITY     --&gt;

{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC5F; text-align:center; padding:1px; border-bottom:1px #8FBC5F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Reliability of Electronic Products &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

The rapid developments in electronics, especially in the last decade, have elevated the importance of electronics reliability. Conventionally used accelerated reliability tests have lost their significance; time consuming and expensive feature of these tests is against the demands of today's very rapid electronic product cycles. In this study, we propose less costly, yet accurate, reliability prediction techniques using field return data, new accelerated test methodologies, and physics of failure based simulations. We cooperate with one of the Europe’s largest household appliance companies [http://www.arcelik.com.tr/default.aspx?lang=en-US Arçelik A.Ş.].

[[Image:Research-3.png|center|none|800px|link=]]

&lt;h3&gt;
Reliability Analysis and Prediction with Field Data&lt;/h3&gt;

We propose an '''accurate reliability prediction''' model for high-volume electronic products throughout their warranty periods by using field return data. Our model is constructed on a Weibull-exponential hazard rate scheme by using the '''proposed change point detection method''' based on backward and forward data analysis. Our prediction model can make a '''36-month''' (full warranty) reliability prediction of an electronic board with using its field data as short as '''3 months'''.

&lt;h3&gt;
Degradation Processes in Varistors&lt;/h3&gt;

We investigate different degradation mechanisms of ZnO varistors. We propose a model showing how the varistor voltage Vv changes by time for different stress levels. For this purpose, accelerated degradation tests are applied for different AC current levels; then voltage values are measured. Different from the common practice in the literature that considers a degradation with only decreasing Vv values, we demonstrate '''either an increasing or a decreasing trend in the Vv parameter'''.
&lt;!--
&lt;h3&gt;
Calibrated Accelerated Life Testing&lt;/h3&gt;

Dramatic decrease in failure rates for electronic products makes conventional accelerated life tests ('''ALT''') extremely time consuming and costly. Recently proposed calibrated accelerated life tests ('''CALT''') aim to use fewer samples than those used in ALT.  We thoroughly compare ALT and CALT by considering the effects of failure rate, acceleration factor, and stress level on the required test time.--&gt;

&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Altun_Comert_A_Change-Point_based_Reliability_Prediction_Model_using_Field_Return_Data.pdf| A Change-Point based Reliability Prediction Model using Field Return Data]]
|- valign=&quot;top&quot;
| '''authors''':
| [[Mustafa Altun]] and Vehbi Comert
|- valign=top
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot;| [http://www.journals.elsevier.com/reliability-engineering-and-system-safety Reliability Engineering and System Safety], Vol. 156, pp. 175&amp;ndash;184, 2016.
|- valign=top
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://rams.org/ Reliability and Maintainability Symposium (RAMS)], Palm Harbor, USA, 2015.
|}

| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/1/16/Altun_Comert_A_Change-Point_based_Reliability_Prediction_Model_using_Field_Return_Data.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Altun_Comert_A_Change-Point_based_Reliability_Prediction_Model_using_Field_Return_Data.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/a/a7/Comert_Altun_Nadar_Erturk_Warranty_Forecasting_of_Electronic_Boards_using_Short-term_Field_Data.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/a/a7/Comert_Altun_Nadar_Erturk_Warranty_Forecasting_of_Electronic_Boards_using_Short-term_Field_Data.pptx Slides]
|}

{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media: Yadavari_Altun_Distinct_Degradation_Processes_in_ZnO_varistors.pdf | Distinct Degradation Processes in ZnO Varistors: Reliability Analysis and Modeling with Accelerated AC Tests]]
|- valign=&quot;top&quot;
| '''authors''':
| Hadi Yadavari and [[Mustafa Altun]]
|- valign=top
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot;| [http://journals.tubitak.gov.tr/elektrik/index.htm;jsessionid=848207EBE52EFE10C78B78C76A0FEAD9 Turkish Journal of Electrical Engineering and Computer Sciences], Vol. 25, No. 4, pp. 3240&amp;ndash;3252, 2017.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://esrel2015.ethz.ch/ European Safety and Reliability Conference (ESREL)], Zurich, Switzerland, 2015.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/dd/Yadavari_Altun_Distinct_Degradation_Processes_in_ZnO_varistors.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Yadavari_Altun_Distinct_Degradation_Processes_in_ZnO_varistors.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/d/de/Yadavari_EtAl_Effects_of_ZnO_Varistor_Degradation_on_the_Overvoltage_Protection_Mechanism_of_Electronic_Boards.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/d/de/Yadavari_EtAl_Effects_of_ZnO_Varistor_Degradation_on_the_Overvoltage_Protection_Mechanism_of_Electronic_Boards.pptx Slides]
|}
&lt;!--
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Sal_Altun_Extensive_Investigation_of_CALT_in_Comparison_with_ALT.pdf | Extensive Investigation of Calibrated Accelerated Life Testing (CALT) in Comparison with Classical Accelerated Life Testing (ALT)]]
|- valign=&quot;top&quot;
| '''authors''':
| Burak Sal and [[Mustafa Altun]]
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| width=&quot;450&quot;| [http://esrel2015.ethz.ch/ European Safety and Reliability Conference (ESREL)], Zurich, Switzerland, 2015.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/0/07/Sal_Altun_Extensive_Investigation_of_CALT_in_Comparison_with_ALT.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Sal_Altun_Extensive_Investigation_of_CALT_in_Comparison_with_ALT.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/a/a8/Sal_Altun_Extensive_Investigation_of_CALT_in_Comparison_with_ALT.pptx]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/a/a8/Sal_Altun_Extensive_Investigation_of_CALT_in_Comparison_with_ALT.pptx Slides]
|} --&gt;
|} 
| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #A9A9A9; vertical-align:top;&quot;|
{| id=&quot;mp-right&quot; style=&quot;width:100%; vertical-align:top;&quot;
|

{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Funding Projects'''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|An Accurate Reliability Methodology for Appliance Electronic Cards
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/destekler/akademik/ulusal-destek-programlari/icerik-1505-universite-sanayi-isbirligi-destek-programi TUBITAK University-Industry Collaboration Grant Program (1505)]
|- valign=&quot;top&quot;
| '''budget''':
| 210.000 TL
|- valign=&quot;top&quot;
| '''duration''':
| 2013-2015, ''completed''
|}
{| style=&quot;margin-left: auto; margin-right: 0px; border:0.1px solid #abd5ff; background:#f1f5fc; padding:0.2em 0em;&quot;
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''project goal''':
| width=&quot;558&quot;| Developing reliability prediction techniques for electronic cards of household appliances by using field return data, new accelerated test methodologies, and physics of failure based simulations.
|} 
|}
&lt;!-- {| style=&quot;margin-left: auto; margin-right: 0px; border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=&quot;top&quot;
| width=&quot;140&quot; |'''title''':
| width=&quot;558&quot;|Gate Oxide Breakdown Failure Mechanism of CMOS Transistors
|- valign=&quot;top&quot;
| '''agency &amp; program''':
| [http://www.tubitak.gov.tr/tr/burslar/lisans/burs-programlari/icerik-2209-b-sanayi-odakli-lisans-bitirme-tezi-destekleme-programi TUBITAK Industry Oriented Senior Project Support Program (2241/A)]
|- valign=&quot;top&quot;
| '''duration''':
| 2013-2014, ''completed''
|}
 
|} --&gt;

|}
|}
|}

&lt;!--        ANALOG       --&gt;


{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC4F; text-align:center; padding:1px; border-bottom:1px #8FBC4F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Analog Circuit Design &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

&lt;h3&gt;
Positive Feedback&lt;/h3&gt;
The conventional wisdom is that analog circuits should not include positive feedback loops. As controversial as it seems, we have successfully used '''positive feedback''' for impedance improvement in a current amplifier. With adding few transistors we have achieved very low input resistance values. Additionally, we have proposed a new fully-differential current amplifier and tested it in a filter application.

&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Altun_Kuntman_Design_of_a_Fully_Differential_Current_Mode_Operational_Amplifier_with_its_Filter_Applications.pdf | Design of a Fully Differential Current Mode Operational Amplifier with its Filter Applications]]
|- valign=&quot;top&quot;
| '''authors''':
| [[Mustafa Altun]] and Hakan Kuntman
|- valign=&quot;top&quot;
| '''appeared&amp;nbsp;in''':
| width=&quot;450&quot;| [http://www.sciencedirect.com/science/journal/14348411 AEU International Journal of Electronics and Communications], Vol. 62, Issue 3, pp. 39&amp;ndash;44, 2008.
|- valign=&quot;top&quot;
| '''presented&amp;nbsp;at''':
| [http://www.glsvlsi.org/ ACM Great Lakes Symposium on VLSI (GLSVLSI)], Stresa, Italy, 2007.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/e/e5/Altun_Kuntman_Design_of_a_Fully_Differential_Current_Mode_Operational_Amplifier_with_its_Filter_Applications.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Altun_Kuntman_Design_of_a_Fully_Differential_Current_Mode_Operational_Amplifier_with_its_Filter_Applications.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/7/77/Altun_Kuntman_A_Wideband_CMOS_Current-Mode_Operational_Amplifier_and_Its_Use_for_Band-Pass_Filter_Realization.ppt]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/7/77/Altun_Kuntman_A_Wideband_CMOS_Current-Mode_Operational_Amplifier_and_Its_Use_for_Band-Pass_Filter_Realization.ppt Slides]
|}

|}
| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;

|}
|}

&lt;!--        MATHEMATICS     --&gt;


{| id=portal cellspacing=&quot;0&quot; cellpadding=&quot;0&quot; width=100% style=&quot;border:1px solid #B8C7D9; padding:0px;&quot;
|-
| colspan=&quot;2&quot; style=&quot;background:#8FBC3F; text-align:center; padding:1px; border-bottom:1px #8FBC3F solid;&quot; |
&lt;h2 style=&quot;margin:.1em; border-bottom:1px; font-size:140%; font-weight:bold;&quot;&gt; Discrete Mathematics &lt;/h2&gt;
|-
| valign=&quot;top&quot; style=&quot;padding:8px 8px 0px 8px; background:#f5fffa;&quot; &lt;!--H210 S4 V100--&gt; |

&lt;h3&gt;
Self Duality Problem&lt;/h3&gt;

The problem of testing whether a monotone Boolean function in irredundant disjuntive normal form (IDNF) is self-dual is one of few problems in circuit/time complexity whose precise tractability status is '''unknown'''. We have focused on this '''famous problem'''. We have shown that monotone self-dual Boolean functions in IDNF do not have more variables than disjuncts. We have proposed an algorithm to test whether a monotone Boolean function in IDNF with ''n'' variables and ''n'' disjuncts is self-dual. The algorithm runs in O(n^3) time.
&lt;!--        YAYIN       --&gt;
{| id=&quot;mp-upper&quot; style=&quot;width: 100%; margin:4px 0 0 0; background:none; border-spacing: 0px;&quot;
| class=&quot;MainPageBG&quot; style=&quot;width:50%; border:0px solid #D8BFD8; vertical-align:top; color:#000;&quot; |
{| id=&quot;mp-left&quot; style=&quot;width:100%; vertical-align:top;&quot;

|

{| style=&quot;border:1px solid #abd5f5; background:#d0e5f5; padding:0.2em 0.5em; font-weight:bold;&quot;

|- valign=top
| width=&quot;696&quot; |'''Selected Publications'''
|}
{| style=&quot;border:1px solid #abd5f5; background:#f1f5fc;&quot;

|
{|
|- valign=top
| width=&quot;100&quot; |'''title''':
| width=&quot;450&quot;|[[Media:Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.pdf | A Study on Monotone Self-dual Boolean Functions]]
|- valign=&quot;top&quot;
| '''authors''':
| [[Mustafa Altun]] and Marc Riedel
|- valign=&quot;top&quot;
| '''appeared &amp;nbsp;in''':
| width=&quot;450&quot;|[http://www.springer.com/mathematics/applications/journal/10255 Acta Mathematicae Applicatae Sinica - English Series], Vol. 33, Issue 1, pp. 43&amp;ndash;52, 2017.
|}
| align=center width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;
[[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/5/53/Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.pdf]]&lt;/span&gt;
&lt;br&gt;
[[Media:Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.pdf | Paper]]
| align=&quot;center&quot; width=&quot;70&quot; |
&lt;span class=&quot;plainlinks&quot;&gt;

[[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/1/18/Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.ppt]]
&lt;/span&gt;
&lt;br&gt; [https://www.ecc.itu.edu.tr/images/1/18/Altun_Riedel_A_Study_on_Monotone_Self_Dual_Boolean_Functions.ppt Slides]
|}

|}
| style=&quot;border:1px solid transparent;&quot; |
&lt;!--        PROJE      --&gt;

|}
|}</rev>
        </revisions>
      </page>
      <page pageid="6" ns="0" title="Teaching">
        <revisions>
          <rev xml:space="preserve">Listed below are the courses taught by [[Mustafa Altun | Mustafa Altun]] at [http://www.itu.edu.tr/en/ ITU]. Please check [http://www.sis.itu.edu.tr/eng/ ITU Registrar's Office] for course registration and schedules.

[[Image:website-art-teaching.jpg|right|none|250px|link=]]

== Spring 2022==
[[EHB 322E-M | EHB 322E: Digital Electronic Circuits - Mondays]]

[[EHB 322E-T | EHB 322E: Digital Electronic Circuits - Thursdays]]

== Fall 2021==
[[ELE 523E | ELE 523E: Computational Nanoelectronics]]

[[EHB 205E | EHB 205E: Introduction to Logic Design]] 

== Previously Taught Courses ==
[[ELE 222E | EHB 222E: Introduction to Electronics]]
&lt;!--- [[Media:ehb111e-2015-spring-presentation.pptx | EHB 111E Presentation: Nanoelectronics]] ---&gt;

[[EHB 211E | EHB 211E: Basics of Electrical Circuits]]

[[EHB 262 | EHB 262: Elektronik II (In Turkish)]]

[[EHB 262E | EHB 262E: Electronics II]]

[[BIL 101E | BIL 101E: Introduction to Computers and Information Systems]]</rev>
        </revisions>
      </page>
    </pages>
  </query>
</api>