EHB 322E

From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
Jump to: navigation, search
(→‎Syllabus)
(→‎Syllabus)
 
(28 intermediate revisions by one user not shown)
Line 1: Line 1:
 
{{DISPLAYTITLE: EHB 322E: Digital Electronic Circuits}}
 
{{DISPLAYTITLE: EHB 322E: Digital Electronic Circuits}}
−
== Announcements ==
 
−
 
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sept. 19th</span> The class is performed '''physically''' (not virtually) in the room 5302 (third floor), EEF.
 
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sept. 19th</span>  As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, '''LTspice''' is a good and free choice; you can download it by [http://www.linear.com/designtools/software/#LTspice/ '''clicking here'''].
 
−
 
 
== Syllabus ==
 
== Syllabus ==
−
<div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 12020, Fridays 9:30-12:30, Room: 5302 EEF, Fall 2022. </div>  
+
<div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 22010, Mondays 12:30-15:30, Room: 4102 EEF, Spring 2026. </div>  
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
    
 
    
Line 21: Line 16:
 
         ||  
 
         ||  
  
−
Didem Erol
+
Fatma Betül Fişne
−
* Email: erold@itu.edu.tr
+
* Email: fisne20@itu.edu.tr
−
 
+
 
|-  
 
|-  
 
|  <div style="font-size: 120%;"> '''Grading'''</div>
 
|  <div style="font-size: 120%;"> '''Grading'''</div>
 
         ||  
 
         ||  
  
−
* Quizzes: '''30%'''
+
* Quizzes: '''10%'''
−
** 3 quizzes (10% each) - no prior announcement of quiz dates and times.
+
** 2 quizzes (5% each) - no prior announcement of quiz dates and times.
  
 
* Homeworks: '''10%'''
 
* Homeworks: '''10%'''
 
** 2 homeworks (5% each)
 
** 2 homeworks (5% each)
  
−
* Midterm Exam: '''20%'''
+
* Midterm Exams: '''40%'''
−
** 1 midterm during the lecture time that will on '''9/12/2022'''.
+
** 2 midterms (20% each) during the lecture time that will on '''30/3/2026''' and '''4/5/2026'''.
  
 
* Final Exam: '''40%'''
 
* Final Exam: '''40%'''
Line 52: Line 46:
 
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date.
 
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date.
 
* Exams are in '''closed-notes''' and '''closed-books''' format.
 
* Exams are in '''closed-notes''' and '''closed-books''' format.
−
* To be eligible of taking the final or the resit exam, your midterm and quiz weighted average should be at least '''25''' (out of 100).
+
* To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least '''25''' (out of 100).
 +
* The final exam will be '''same''' exam for all sections.
 
|}
 
|}
  
Line 64: Line 59:
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|-  
 
|-  
−
|  Week  1, 23/9/2022     || Introduction  
+
|  Week  1, 9/2/2026     || Introduction  
 
|-  
 
|-  
−
|  Week  2, 30/9/2022       || Switching theory & devices for digital circuits and inverters
+
|  Week  2, 16/2/2026       || Switching theory & devices for digital circuits and inverters
 
|-  
 
|-  
−
|  Weeks 3, 7/10/2022  || NMOS/CMOS inverters & their static and dynamic behaviors
+
|  Weeks 3, 23/2/2026 || NMOS/CMOS inverters & their static and dynamic behaviors
 
|-
 
|-
−
|  Weeks 4, 14/10/2022   || NMOS/CMOS inverters & their static and dynamic behaviors
+
|  Weeks 4, 2/3/2026   || NMOS/CMOS inverters & their static and dynamic behaviors
 
|-
 
|-
−
|  Week 5, 21/10/2022     || Optimization of multiple-stage inverters and buffers  
+
|  Week 5, 9/3/2026     || Optimization of multiple-stage inverters and buffers  
 
|-  
 
|-  
−
|  Weeks 6, 28/10/2022  || Static and complex logic gates and their area-delay-power performance analysis
+
|  Holiday Week, 16/3/2026      || HOLIDAY, no class 
 
|-  
 
|-  
−
|  Week  7, 4/11/2022      || Static and complex logic gates and their area-delay-power performance analysis
+
|  Weeks 6, 23/3/2026  || Static and complex logic gates and their area-delay-power performance analysis
 
|-  
 
|-  
−
|  Week  8, 11/11/2022   ||  HOLIDAY!
+
|  Week  7, 30/3/2026   ||  MIDTERM I 
 
|-  
 
|-  
−
|  Weeks 9, 18/11/2022 || Pass transistor logic with Shannon's expansion and performance analysis
+
|  Weeks 8, 6/4/2026 || Pass transistor logic with Shannon's expansion and performance analysis
 
|-  
 
|-  
−
|  Week  10, 25/11/2022     ||  Dynamic logic gates, synchronization
+
|  Week  9, 13/4/2026     ||  Dynamic logic gates performance analysis
 
|-  
 
|-  
−
|  Week  11, 2/12/2022     || Dynamic logic gates performance analysis
+
|  Week  10, 20/4/2026     || Dynamic logic gates, synchronization
 
|-  
 
|-  
−
|  Weeks 12, 9/12/2022 ||  MIDTERM
+
|  Weeks 11, 27/4/2026 ||  Static and dynamic memory elements: D, SR, and JK flip-flops  
−
|-
+
−
|  Weeks 13, 16/12/2022 || Static and dynamic memory elements: D, SR, and JK flip-flops  
+
−
|-
+
−
|  Week  14, 23/12/2022      || Synchronization and timing analysis of digital circuits having logic and memory elements
+
−
|-
+
−
|  Weeks 15, 30/12/2022 || Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories
+
−
|}
+
−
 
+
−
== Course Materials ==
+
−
 
+
−
{| border="1" cellspacing="0" cellpadding="5"
+
−
! Quizzes & Solutions!! Homeworks & Solutions!! Midterms & Solutions
+
 
|-  
 
|-  
−
|  ||   || 
+
|  Weeks 12, 4/5/2026 || MIDTERM II
 
|-  
 
|-  
−
|  ||   || 
+
|  Week  13, 11/5/2026      || Synchronization and timing analysis of digital circuits having logic and memory elements
 
|-  
 
|-  
−
|  ||   || 
+
|  Weeks 14, 18/5/2026 || Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories
 
|}
 
|}

Latest revision as of 14:01, 6 February 2026

[edit] Syllabus

EHB 322E: Digital Electronic Circuits, CRN: 22010, Mondays 12:30-15:30, Room: 4102 EEF, Spring 2026.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:00 on Wednesdays in Room:3005, EEF (or stop by my office any time) or online talk
Teaching Assistant

Fatma Betül Fişne

  • Email: fisne20@itu.edu.tr
Grading
  • Quizzes: 10%
    • 2 quizzes (5% each) - no prior announcement of quiz dates and times.
  • Homeworks: 10%
    • 2 homeworks (5% each)
  • Midterm Exams: 40%
    • 2 midterms (20% each) during the lecture time that will on 30/3/2026 and 4/5/2026.
  • Final Exam: 40%
Reference Books
  • Weste, N., & Harris, D. (20XX). Integrated Circuit Design: International Version: A Circuits and Systems Perspective. Pearson Education,.
  • Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall.
  • Uyemura, J. P. (20XX). CMOS logic circuit design. Springer.
  • Kang, S. M., & Leblebici, Y. (20XX). Cmos Digital Integrated Circuits. McGraw-Hill Education.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least 25 (out of 100).
  • The final exam will be same exam for all sections.

[edit] Weekly Course Plan

Date
Topic
Week 1, 9/2/2026 Introduction
Week 2, 16/2/2026 Switching theory & devices for digital circuits and inverters
Weeks 3, 23/2/2026 NMOS/CMOS inverters & their static and dynamic behaviors
Weeks 4, 2/3/2026 NMOS/CMOS inverters & their static and dynamic behaviors
Week 5, 9/3/2026 Optimization of multiple-stage inverters and buffers
Holiday Week, 16/3/2026 HOLIDAY, no class
Weeks 6, 23/3/2026 Static and complex logic gates and their area-delay-power performance analysis
Week 7, 30/3/2026 MIDTERM I
Weeks 8, 6/4/2026 Pass transistor logic with Shannon's expansion and performance analysis
Week 9, 13/4/2026 Dynamic logic gates performance analysis
Week 10, 20/4/2026 Dynamic logic gates, synchronization
Weeks 11, 27/4/2026 Static and dynamic memory elements: D, SR, and JK flip-flops
Weeks 12, 4/5/2026 MIDTERM II
Week 13, 11/5/2026 Synchronization and timing analysis of digital circuits having logic and memory elements
Weeks 14, 18/5/2026 Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories
Retrieved from "https://www.ecc.itu.edu.tr/index.php?title=EHB_322E&oldid=4623"
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox