EHB 322E: Digital Electronic Circuits

From The Emerging Circuits and Computation Group at ITU
Revision as of 09:58, 21 February 2022 by Altun (Talk | contribs)

Jump to: navigation, search

Contents

Announcements

  • Feb. 21st The class is performed physically (not virtually) in the room 5302 (third floor), EEF.
  • Feb. 21st As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.

Syllabus

EHB 322E: Digital Electronic Circuits, CRN: 23065, Mondays 12:30-15:30, Room: 5302 EEF, Spring 2022.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:00 on Wednesdays in Room:3005, EEF (or stop by my office any time) or online talk
Teaching Assistant

Sadık İlik

  • Email: iliks@itu.edu.tr
  • Room: 3105 EEF
Grading
  • Quizzes: 10%
    • 2 quizzes (5% each) - no prior announcement of quiz dates and times.
  • Homeworks: 10%
    • 2 homeworks (5% each)
  • Midterm Exams: 40%
    • 2 midterms (20% each) during the lecture time that will on 19/11/2021 and 24/12/2021.
  • Final Exam: 40%
Reference Books
  • Weste, N., & Harris, D. (20XX). Integrated Circuit Design: International Version: A Circuits and Systems Perspective. Pearson Education,.
  • Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall.
  • Uyemura, J. P. (20XX). CMOS logic circuit design. Springer.
  • Kang, S. M., & Leblebici, Y. (20XX). Cmos Digital Integrated Circuits. McGraw-Hill Education.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least 25 (out of 100).

Weekly Course Plan

Date
Topic
Week 1, 1/3/2021 Introduction
Week 2, 8/3/2021 Switching theory & devices for digital circuits and inverters
Weeks 3, 15/3/2021 NMOS/CMOS inverters & their static and dynamic behaviors
Weeks 4, 22/3/2021 Optimization of multiple-stage inverters and buffers
Week 5, 29/3/2021 Static and complex logic gates and their area-delay-power performance analysis
Weeks 6, 5/4/2021 Recitation and QUIZ
Week 7, 12/4/2021 Pass transistor logic with Shannon's expansion and performance analysis
Week 8, 19/4/2021 Dynamic logic gates, synchronization
Weeks 9, 26/4/2021 Dynamic logic gates performance analysis
Week 10, 3/5/2021 Recitation and QUIZ
Week 10, 10/5/2021 HOLIDAY, no class
Weeks 12, 17/5/2021 Static and dynamic memory elements: D, SR, and JK flip-flops
Weeks 13, 24/5/2021 Synchronization and timing analysis of digital circuits having logic and memory elements
Week 14, 31/5/2021 Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories
Weeks 15, 7/6/2021 Recitation and QUIZ

Course Materials

Homeworks & Solutions Quizzes & Solutions Midterms & Solutions Course Materials
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox