EHB 205E

From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
Jump to: navigation, search
(Course Materials)
Line 96: Line 96:
  
 
{| border="1" cellspacing="0" cellpadding="5"
 
{| border="1" cellspacing="0" cellpadding="5"
! Homeworks  & Solutions!! Homeworks  & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions !!Exams  
+
! Homeworks  & Solutions!! Quizzes & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions !!Exams  
 
|-  
 
|-  
 
|  ||  ||  ||  ||   
 
|  ||  ||  ||  ||   

Revision as of 15:09, 22 October 2020

Contents

Announcements

  • Oct. 22nd Lectures start at 9:30 (instead of 8:30).
  • Oct. 22nd Lectures are given online using Zoom that can be accessed via Ninova.

Syllabus

EHB 205E: Introduction to Logic Design, CRN: 11093, Fridays 09:30-11:30, Online using Zoom via Ninova, Fall 2020.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:00 on Wednesdays in Room:3005, EEF (or stop by my office any time)
Teaching Assistant

Emre Altuner

  • Email: altuner16@itu.edu.tr
  • Room: 3107 EEF
Grading
  • Quizzes: 60%
    • 4 quizzes (15% each) during the lecture time that will on 13/11/2020, 4/12/2020, 25/12/2020, and 22/1/2021.
  • Homeworks: 10%
    • 2 homeworks (5% each)
  • Final Exam: 30%
Textbook
  • Wakerly, J. F. (20XX). Digital Design Principles & Practices. Prentice Hall.
Reference Books
  • Roth Jr, C., & Kinney, L. (20XX). Fundamentals of logic design. Cengage Learning.
  • Mano, M. M., & Kime, C. R. (20XX). Logic and Computer Design Fundamentals. Prentice Hall.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final exam, your average excluding the final exam should be at least 50% of the class average.

Weekly Course Plan

Date
Topic
Week 1, 23/10/2020 Introduction
Week 2, 30/10/2020 Digital logic fundamentals: gates, combinational circuits, Boolean expressions
Week 3, 6/11/2020 Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"
Weeks 4, 13/11/2020 QUIZ I
Weeks 5, 20/11/2020 Logic minimization: Karnaugh maps, Quine-McCluskey method
Week 6, 27/11/2020 Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)
Weeks 7, 4/12/2020 QUIZ II
Week 8, 11/12/2020 Combinational circuit design: implementing Boolean and arithmetic operations
Week 9, 18/12/2020 Sequential circuits: latches & flip-flops
Weeks 10, 25/12/2020 QUIZ III
Week 11, 1/1/2021 HOLIDAY!
Week 12, 8/1/2021 Sequential circuit design: state graphs and tables, modules
Weeks 13, 15/1/2021 Sequential circuit design: modules, state machines
Weeks 14, 22/1/2021 QUIZ IV

Course Materials

Homeworks & Solutions Quizzes & Solutions Quizzes & Solutions Sample Problems & Solutions Exams
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox