EHB 205E
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Announcements) |
(→Announcements) |
||
(44 intermediate revisions by one user not shown) | |||
Line 2: | Line 2: | ||
== Announcements == | == Announcements == | ||
− | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sept. | + | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Jan. 15th</span> Final letter grades have been posted. |
+ | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Dec. 17th</span> Deadline of [[Media:ehb205e-2019-fall-hw-03.pdf | '''the third homework''']] has been extended to '''27/12/2019''' before 12:30. | ||
+ | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Dec. 17th</span> [[Media:ehb205e-2019-fall-hw-04.pdf | '''The fourth homework''']] has been posted that is due '''27/12/2019''' before 12:30. | ||
+ | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Dec. 9th</span> [[Media:ehb205e-2019-fall-hw-03.pdf | '''The third homework''']] has been posted that is due '''24/12/2019''' before 12:30. | ||
+ | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Nov. 11th</span> [[Media:ehb205e-2019-fall-hw-02.pdf | '''The second homework''']] has been posted that is due '''26/11/2019''' before 12:30. | ||
+ | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sep. 25th</span> [[Media:ehb205e-2019-fall-hw-01.pdf | '''The first homework''']] has been posted that is due '''8/10/2019''' before 12:30. | ||
+ | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sept. 14th</span> The class is given in the room '''4102''' (first floor), EEF. | ||
== Syllabus == | == Syllabus == | ||
− | <div style="font-size: 120%;"> '''EHB 205E: Introduction to Logic Design''', CRN: | + | <div style="font-size: 120%;"> '''EHB 205E: Introduction to Logic Design''', CRN: 11101, Tuesdays 12:30-15:30, Room: 4102 (EEF), Fall 2019. </div> |
{| border="1" cellspacing="0" cellpadding="5" " width="80%" | {| border="1" cellspacing="0" cellpadding="5" " width="80%" | ||
Line 19: | Line 25: | ||
| <div style="font-size: 120%;"> '''Teaching Assistant'''</div> | | <div style="font-size: 120%;"> '''Teaching Assistant'''</div> | ||
|| | || | ||
− | + | Emre Altuner | |
− | * Email: | + | * Email: altuner16@itu.edu.tr |
− | * Room: | + | * Room: 3107 EEF |
|- | |- | ||
| <div style="font-size: 120%;"> '''Grading'''</div> | | <div style="font-size: 120%;"> '''Grading'''</div> | ||
Line 33: | Line 39: | ||
* Midterm Exams: '''40%''' | * Midterm Exams: '''40%''' | ||
− | ** 2 midterms (20% each) during the lecture time that will on ''' | + | ** 2 midterms (20% each) during the lecture time that will on '''22/10/2019''' and '''3/12/2019'''. |
* Final Exam: '''40%''' | * Final Exam: '''40%''' | ||
Line 54: | Line 60: | ||
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date. | * Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date. | ||
* Exams are in '''closed-notes''' and '''closed-books''' format. | * Exams are in '''closed-notes''' and '''closed-books''' format. | ||
− | * To be eligible of taking the final | + | * To be eligible of taking the final exam, you should take both midterms and your midterm average should be at least '''25''' (out of 100). |
+ | * To pass the course, you should have total of at least '''30''' (out of 100). | ||
|} | |} | ||
Line 66: | Line 73: | ||
|| <div style="font-size: 120%;"> '''Topic'''</div> | || <div style="font-size: 120%;"> '''Topic'''</div> | ||
|- | |- | ||
− | | Week 1, | + | | Week 1, 17/9/2019 || Introduction |
|- | |- | ||
− | | Week 2, | + | | Week 2, 24/9/2019 || Digital logic fundamentals: gates, combinational circuits, Boolean expressions |
|- | |- | ||
− | | Week 3, | + | | Week 3, 1/10/2019 || Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" |
|- | |- | ||
− | | Weeks 4, | + | | Weeks 4, 8/10/2019 || Logic minimization: Karnaugh maps, Quine-McCluskey method |
|- | |- | ||
− | | Weeks 5, | + | | Weeks 5, 15/10/2019 || Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) |
|- | |- | ||
− | | Week 6, | + | | Week 6, 22/10/2019 || MIDTERM I |
|- | |- | ||
− | | Weeks 7, | + | | Weeks 7, 29/10/2019 || HOLIDAY, no class |
|- | |- | ||
− | | Week 8, | + | | Week 8, 5/11/2019 || HOLIDAY, no class |
|- | |- | ||
− | | Week 9, | + | | Week 9, 12/11/2019 || Combinational circuit design: implementing Boolean and arithmetic operations |
|- | |- | ||
− | | Weeks 10, | + | | Weeks 10, 19/11/2019 || Area-Delay Performance analysis of combinational circuits |
|- | |- | ||
− | | Week 11, | + | | Week 11, 26/11/2019 || Sequential circuits: latches & flip-flops |
|- | |- | ||
− | | Week 12, | + | | Week 12, 3/12/2019 || MIDTERM II |
|- | |- | ||
− | | Weeks 13, | + | | Weeks 13, 10/12/2019 || Sequential circuit design: state graphs and tables, modules |
|- | |- | ||
− | | Weeks 14, | + | | Weeks 14, 17/12/2019 || Sequential circuit design: modules, state machines |
|- | |- | ||
− | | Weeks 15, | + | | Weeks 15, 24/12/2019 || Sequential circuit design: modules, state machines |
|} | |} | ||
Line 100: | Line 107: | ||
{| border="1" cellspacing="0" cellpadding="5" | {| border="1" cellspacing="0" cellpadding="5" | ||
− | ! Homeworks & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions !!Exams | + | ! Homeworks & Solutions!! Homeworks & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions !!Exams |
|- | |- | ||
− | | || | + | | [[Media:ehb205e-2019-fall-hw-01.pdf | Homework 1]] & [[Media:ehb205e-2019-fall-hw-01-solutions.pdf | Solutions]] || [[Media:ehb205e-2019-fall-hw-03.pdf | Homework 3]] || [[Media:ehb205e-2019-fall-quiz-01.pdf | Quiz 1]] & [[Media:ehb205e-2019-fall-quiz-01-solutions.pdf | Solutions]] || [[Media:ehb205e-2019-problems-01.pdf | Problem Set 1]] & [[Media:ehb205e-2019-problems-01-solutions.pdf | Solutions]] || [[Media:ehb205e-2019-fall-midterm-01.pdf | Midterm 1]] |
|- | |- | ||
− | | || | + | | [[Media:ehb205e-2019-fall-hw-02.pdf | Homework 2]] & [[Media:ehb205e-2019-fall-hw-02-solutions.pdf | Solutions]] || [[Media:ehb205e-2019-fall-hw-04.pdf | Homework 4]] || [[Media:ehb205e-2019-fall-quiz-02.pdf | Quiz 2]] & [[Media:ehb205e-2019-fall-quiz-02-solutions.pdf | Solutions]] || [[Media:ehb205e-2019-problems-02.pdf | Problem Set 2]] & [[Media:ehb205e-2019-problems-02-solutions.pdf | Solutions]] || [[Media:ehb205e-2019-fall-midterm-02.pdf | Midterm 2]] |
− | |- | + | |
− | | | + | |
− | + | ||
− | | | + | |
|} | |} |
Revision as of 12:14, 15 January 2020
Contents |
Announcements
- Jan. 15th Final letter grades have been posted.
- Dec. 17th Deadline of the third homework has been extended to 27/12/2019 before 12:30.
- Dec. 17th The fourth homework has been posted that is due 27/12/2019 before 12:30.
- Dec. 9th The third homework has been posted that is due 24/12/2019 before 12:30.
- Nov. 11th The second homework has been posted that is due 26/11/2019 before 12:30.
- Sep. 25th The first homework has been posted that is due 8/10/2019 before 12:30.
- Sept. 14th The class is given in the room 4102 (first floor), EEF.
Syllabus
EHB 205E: Introduction to Logic Design, CRN: 11101, Tuesdays 12:30-15:30, Room: 4102 (EEF), Fall 2019.
Instructor
|
|
Teaching Assistant
|
Emre Altuner
|
Grading
|
|
Textbook
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 17/9/2019 | Introduction |
Week 2, 24/9/2019 | Digital logic fundamentals: gates, combinational circuits, Boolean expressions |
Week 3, 1/10/2019 | Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" |
Weeks 4, 8/10/2019 | Logic minimization: Karnaugh maps, Quine-McCluskey method |
Weeks 5, 15/10/2019 | Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) |
Week 6, 22/10/2019 | MIDTERM I |
Weeks 7, 29/10/2019 | HOLIDAY, no class |
Week 8, 5/11/2019 | HOLIDAY, no class |
Week 9, 12/11/2019 | Combinational circuit design: implementing Boolean and arithmetic operations |
Weeks 10, 19/11/2019 | Area-Delay Performance analysis of combinational circuits |
Week 11, 26/11/2019 | Sequential circuits: latches & flip-flops |
Week 12, 3/12/2019 | MIDTERM II |
Weeks 13, 10/12/2019 | Sequential circuit design: state graphs and tables, modules |
Weeks 14, 17/12/2019 | Sequential circuit design: modules, state machines |
Weeks 15, 24/12/2019 | Sequential circuit design: modules, state machines |
Course Materials
Homeworks & Solutions | Homeworks & Solutions | Quizzes & Solutions | Sample Problems & Solutions | Exams |
---|---|---|---|---|
Homework 1 & Solutions | Homework 3 | Quiz 1 & Solutions | Problem Set 1 & Solutions | Midterm 1 |
Homework 2 & Solutions | Homework 4 | Quiz 2 & Solutions | Problem Set 2 & Solutions | Midterm 2 |