BLG 231E

From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
Jump to: navigation, search
(Announcements)
(Announcements)
 
(2 intermediate revisions by one user not shown)
Line 2: Line 2:
 
== Announcements ==
 
== Announcements ==
  
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Dec. 26th</span> To see your grades [[Media:blg231e-2017-fall-grades.pdf | '''click here''']].
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Jan. 12th</span> To see your final grades [[Media:blg231e-2017-fall-final-grades.pdf | '''click here''']].
  
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Dec. 22nd</span> [[Media:blg231e-2017-fall-hw-03.pdf | '''The third homework''']] has been posted that is due '''29/12/2017''' before 12:30.
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Dec. 15th</span> [[Media:blg231e-2017-fall-hw-03.pdf | '''The third homework''']] has been posted that is due '''29/12/2017''' before 12:30.
  
 
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Nov. 16th</span> [[Media:blg231e-2017-fall-hw-02.pdf | '''The second homework''']] has been posted that is due '''24/11/2017''' before 9:30.
 
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Nov. 16th</span> [[Media:blg231e-2017-fall-hw-02.pdf | '''The second homework''']] has been posted that is due '''24/11/2017''' before 9:30.
Line 118: Line 118:
 
| [[Media:blg231e-2017-fall-hw-02.pdf | Homework 2]] & [[Media:blg231e-2017-fall-hw-02-solutions.pdf | Solutions]]|| [[Media:blg231e-2017-fall-quiz-02.pdf | Quiz 2]] & [[Media:blg231e-2017-fall-quiz-02-solutions.pdf | Solutions]]  || [[Media:blg231e-2017-fall-problems-02.pdf | Problem Set 2]] & [[Media:blg231e-2017-fall-problems-02-solutions.pdf | Solutions]]  || [[Media:blg231e-2017-fall-midterm-02.pdf | Midterm 2]]
 
| [[Media:blg231e-2017-fall-hw-02.pdf | Homework 2]] & [[Media:blg231e-2017-fall-hw-02-solutions.pdf | Solutions]]|| [[Media:blg231e-2017-fall-quiz-02.pdf | Quiz 2]] & [[Media:blg231e-2017-fall-quiz-02-solutions.pdf | Solutions]]  || [[Media:blg231e-2017-fall-problems-02.pdf | Problem Set 2]] & [[Media:blg231e-2017-fall-problems-02-solutions.pdf | Solutions]]  || [[Media:blg231e-2017-fall-midterm-02.pdf | Midterm 2]]
 
|-
 
|-
| [[Media:blg231e-2017-fall-hw-03.pdf | Homework 3]] ||  ||  ||
+
| [[Media:blg231e-2017-fall-hw-03.pdf | Homework 3]] & [[Media:blg231e-2017-fall-hw-03-solutions.pdf | Solutions]] ||  ||  ||
  
 
|}
 
|}

Latest revision as of 00:23, 12 January 2018

Contents

[edit] Announcements

  • Oct. 10th The classroom is changed to 4102 (first floor), EEF.
  • Sept. 8th The class is given in the room 5305 (third floor), EEF.

[edit] Syllabus

BLG 231E: Digital Circuits, CRN: 13783, Fridays 09:30-12:30, Room: 4102 (EEF), Fall 2017.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:00 on Tuesdays in Room:3005, EEF (or stop by my office any time)
Teaching Assistant

Ensar Vahapoğlu

  • Email: ensarvahapoglu@gmail.com
  • Room: 3007 EEF
Grading
  • Quizzes: 10%
    • 2 pop-up quizzes (5% each) - no prior announcement of quiz dates and times
  • Homeworks: 10%
    • 3 homeworks (3.3% each)
  • Midterm Exams: 40%
    • 2 midterms (20% each) during the lecture time that will on 27/10/2017 and 1/12/2017.
  • Final Exam: 40%
Textbook
  • Wakerly, J. F. (20XX). Digital Design Principles & Practices. Prentice Hall.
Reference Books
  • Roth Jr, C., & Kinney, L. (20XX). Fundamentals of logic design. Cengage Learning.
  • Mano, M. M., & Kime, C. R. (20XX). Logic and Computer Design Fundamentals. Prentice Hall.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least 25 (out of 100).

[edit] Weekly Course Plan

Date
Topic
Week 1, 15/9/2017 Introduction
Week 2, 22/9/2017 Digital logic fundamentals: gates, combinational circuits, Boolean expressions
Week 3, 29/9/2017 Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"
Weeks 4, 6/10/2017 Logic minimization: Karnaugh maps, Quine-McCluskey method
Weeks 5, 13/10/2017 Quine-McCluskey method, binary decision diagrams, hazards
Week 6, 20/10/2017 Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)
Weeks 7, 27/10/2017 MIDTERM I
Week 8, 3/11/2017 HOLIDAY, no class
Week 9, 10/11/2017 Combinational circuit design: implementing Boolean and arithmetic operations
Weeks 10, 17/11/2017 Area-Delay Performance analysis of combinational circuits
Week 11, 24/11/2017 Sequential circuits: latches & flip-flops
Week 12, 1/12/2017 MIDTERM II
Weeks 13, 8/12/2017 Sequential circuit design: state graphs and tables, modules
Weeks 14, 15/12/2017 Sequential circuit design: modules, state machines
Weeks 15, 22/12/2017 Sequential circuit design: modules, state machines

[edit] Course Materials

Homeworks & Solutions Quizzes & Solutions Sample Problems & Solutions Exams
Homework 1 & Solutions Quiz 1 & Solutions Problem Set 1 & Solutions Midterm 1
Homework 2 & Solutions Quiz 2 & Solutions Problem Set 2 & Solutions Midterm 2
Homework 3 & Solutions
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox