BLG 231E
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Syllabus) 
(→Announcements) 

(22 intermediate revisions by one user not shown)  
Line 1:  Line 1:  
{{DISPLAYTITLE: BLG 231E: Digital Circuits}}  {{DISPLAYTITLE: BLG 231E: Digital Circuits}}  
== Announcements ==  == Announcements ==  
+  
+  * <span style="background:#4682B4; color:#FFFFFF; fontsize: 100%;"> Jan. 12th</span> To see your final grades [[Media:blg231e2017fallfinalgrades.pdf  '''click here''']].  
+  
+  * <span style="background:#4682B4; color:#FFFFFF; fontsize: 100%;"> Dec. 15th</span> [[Media:blg231e2017fallhw03.pdf  '''The third homework''']] has been posted that is due '''29/12/2017''' before 12:30.  
+  
+  * <span style="background:#4682B4; color:#FFFFFF; fontsize: 100%;"> Nov. 16th</span> [[Media:blg231e2017fallhw02.pdf  '''The second homework''']] has been posted that is due '''24/11/2017''' before 9:30.  
+  
+  * <span style="background:#4682B4; color:#FFFFFF; fontsize: 100%;"> Nov. 8th</span> No class on November 10th due to [http://www.sis.itu.edu.tr/tr/duyuru/duyuru_detay.php?id=1068 the university's decision].  
* <span style="background:#4682B4; color:#FFFFFF; fontsize: 100%;"> Oct. 10th</span> The classroom is changed to '''4102''' (first floor), EEF.  * <span style="background:#4682B4; color:#FFFFFF; fontsize: 100%;"> Oct. 10th</span> The classroom is changed to '''4102''' (first floor), EEF.  
Line 104:  Line 112:  
{ border="1" cellspacing="0" cellpadding="5"  { border="1" cellspacing="0" cellpadding="5"  
−  ! Homeworks & Solutions!! Quizzes & Solutions!! Exams  +  ! Homeworks & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions !!Exams 
    
−   [[Media:blg231e2017fallhw01.pdf  Homework 1]] & Solutions    +   [[Media:blg231e2017fallhw01.pdf  Homework 1]] & [[Media:blg231e2017fallhw01solutions.pdf  Solutions]]  [[Media:blg231e2017fallquiz01.pdf  Quiz 1]] & [[Media:blg231e2017fallquiz01solutions.pdf  Solutions]]  [[Media:blg231e2017fallproblems01.pdf  Problem Set 1]] & [[Media:blg231e2017fallproblems01solutions.pdf  Solutions]]  [[Media:blg231e2017fallmidterm01.pdf  Midterm 1]] 
    
−    +   [[Media:blg231e2017fallhw02.pdf  Homework 2]] & [[Media:blg231e2017fallhw02solutions.pdf  Solutions]] [[Media:blg231e2017fallquiz02.pdf  Quiz 2]] & [[Media:blg231e2017fallquiz02solutions.pdf  Solutions]]  [[Media:blg231e2017fallproblems02.pdf  Problem Set 2]] & [[Media:blg231e2017fallproblems02solutions.pdf  Solutions]]  [[Media:blg231e2017fallmidterm02.pdf  Midterm 2]] 
    
−    +   [[Media:blg231e2017fallhw03.pdf  Homework 3]] & [[Media:blg231e2017fallhw03solutions.pdf  Solutions]]    
}  } 
Latest revision as of 00:23, 12 January 2018
Contents 
[edit] Announcements
 Jan. 12th To see your final grades click here.
 Dec. 15th The third homework has been posted that is due 29/12/2017 before 12:30.
 Nov. 16th The second homework has been posted that is due 24/11/2017 before 9:30.
 Nov. 8th No class on November 10th due to the university's decision.
 Oct. 10th The classroom is changed to 4102 (first floor), EEF.
 Sept. 22nd The first homework has been posted that is due 6/10/2017 before 9:30.
 Sept. 8th The class is given in the room 5305 (third floor), EEF.
[edit] Syllabus
BLG 231E: Digital Circuits, CRN: 13783, Fridays 09:3012:30, Room: 4102 (EEF), Fall 2017.
Instructor


Teaching Assistant

Ensar Vahapoğlu

Grading


Textbook


Reference Books


Policies


[edit] Weekly Course Plan
Date

Topic

Week 1, 15/9/2017  Introduction 
Week 2, 22/9/2017  Digital logic fundamentals: gates, combinational circuits, Boolean expressions 
Week 3, 29/9/2017  Digital logic fundamentals: truth tables, twolevel forms (AND/OR/NAND/NOR), "don't cares" 
Weeks 4, 6/10/2017  Logic minimization: Karnaugh maps, QuineMcCluskey method 
Weeks 5, 13/10/2017  QuineMcCluskey method, binary decision diagrams, hazards 
Week 6, 20/10/2017  Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) 
Weeks 7, 27/10/2017  MIDTERM I 
Week 8, 3/11/2017  HOLIDAY, no class 
Week 9, 10/11/2017  Combinational circuit design: implementing Boolean and arithmetic operations 
Weeks 10, 17/11/2017  AreaDelay Performance analysis of combinational circuits 
Week 11, 24/11/2017  Sequential circuits: latches & flipflops 
Week 12, 1/12/2017  MIDTERM II 
Weeks 13, 8/12/2017  Sequential circuit design: state graphs and tables, modules 
Weeks 14, 15/12/2017  Sequential circuit design: modules, state machines 
Weeks 15, 22/12/2017  Sequential circuit design: modules, state machines 
[edit] Course Materials
Homeworks & Solutions  Quizzes & Solutions  Sample Problems & Solutions  Exams 

Homework 1 & Solutions  Quiz 1 & Solutions  Problem Set 1 & Solutions  Midterm 1 
Homework 2 & Solutions  Quiz 2 & Solutions  Problem Set 2 & Solutions  Midterm 2 
Homework 3 & Solutions 