BLG 231E
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Syllabus) |
|||
Line 2: | Line 2: | ||
== Announcements == | == Announcements == | ||
− | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> | + | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sep. 8th</span> The class is given in the room '''5305''' (third floor), EEF. |
− | + | ||
− | + | ||
− | + | ||
− | + | ||
== Syllabus == | == Syllabus == | ||
− | <div style="font-size: 120%;"> '''BLG 231E: Digital Circuits''', CRN: | + | <div style="font-size: 120%;"> '''BLG 231E: Digital Circuits''', CRN: 13783, Fridays 09:30-12:30, Room: 5305 (EEF), Fall 2017. </div> |
{| border="1" cellspacing="0" cellpadding="5" " width="80%" | {| border="1" cellspacing="0" cellpadding="5" " width="80%" | ||
Line 41: | Line 37: | ||
* Midterm Exams: '''40%''' | * Midterm Exams: '''40%''' | ||
− | ** 2 midterms (20% each) during the lecture time that will on ''' | + | ** 2 midterms (20% each) during the lecture time that will on '''27/10/2017''' and '''1/12/2017'''. |
* Final Exam: '''40%''' | * Final Exam: '''40%''' | ||
Line 74: | Line 70: | ||
|| <div style="font-size: 120%;"> '''Topic'''</div> | || <div style="font-size: 120%;"> '''Topic'''</div> | ||
|- | |- | ||
− | | Week 1, | + | | Week 1, 15/9/2017 || Introduction |
|- | |- | ||
− | | Week 2, | + | | Week 2, 22/9/2017 || Digital logic fundamentals: gates, combinational circuits, Boolean expressions |
|- | |- | ||
− | | Week 3, | + | | Week 3, 29/9/2017 || Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" |
|- | |- | ||
− | | Weeks 4, | + | | Weeks 4, 6/10/2017 || Logic minimization: Karnaugh maps, Quine-McCluskey method |
|- | |- | ||
− | | Weeks 5, | + | | Weeks 5, 13/10/2017 || Quine-McCluskey method, binary decision diagrams, hazards |
|- | |- | ||
− | | Week 6, | + | | Week 6, 20/10/2017 || Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) |
|- | |- | ||
− | | Weeks 7, | + | | Weeks 7, 27/10/2017 || MIDTERM I |
|- | |- | ||
− | | Week 8, | + | | Week 8, 3/11/2017 || HOLIDAY, no class |
|- | |- | ||
− | | Week 9, | + | | Week 9, 10/11/2017 || Combinational circuit design: implementing Boolean and arithmetic operations |
|- | |- | ||
− | | Weeks 10, | + | | Weeks 10, 17/11/2017 || Area-Delay Performance analysis of combinational circuits |
|- | |- | ||
− | | Week 11, | + | | Week 11, 24/11/2017 || Sequential circuits: latches & flip-flops |
|- | |- | ||
− | | Week 12, | + | | Week 12, 1/12/2017 || MIDTERM II |
|- | |- | ||
− | | Weeks 13, | + | | Weeks 13, 8/12/2017 || Sequential circuit design: state graphs and tables, modules |
|- | |- | ||
− | | Weeks 14, | + | | Weeks 14, 15/12/2017 || Sequential circuit design: modules, state machines |
|- | |- | ||
− | | Weeks 15, | + | | Weeks 15, 22/12/2017 || Sequential circuit design: modules, state machines |
|} | |} | ||
Line 110: | Line 106: | ||
! Homeworks & Solutions!! Quizzes & Solutions!! Exams | ! Homeworks & Solutions!! Quizzes & Solutions!! Exams | ||
|- | |- | ||
− | | | + | | || || |
|- | |- | ||
− | | | + | | || || |
|- | |- | ||
− | | | + | | || || |
|} | |} |
Revision as of 09:29, 8 September 2017
Contents |
Announcements
- Sep. 8th The class is given in the room 5305 (third floor), EEF.
Syllabus
BLG 231E: Digital Circuits, CRN: 13783, Fridays 09:30-12:30, Room: 5305 (EEF), Fall 2017.
Instructor
|
|
Teaching Assistant
|
Furkan Peker
Ensar Vahapoğlu
|
Grading
|
|
Textbook
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 15/9/2017 | Introduction |
Week 2, 22/9/2017 | Digital logic fundamentals: gates, combinational circuits, Boolean expressions |
Week 3, 29/9/2017 | Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" |
Weeks 4, 6/10/2017 | Logic minimization: Karnaugh maps, Quine-McCluskey method |
Weeks 5, 13/10/2017 | Quine-McCluskey method, binary decision diagrams, hazards |
Week 6, 20/10/2017 | Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) |
Weeks 7, 27/10/2017 | MIDTERM I |
Week 8, 3/11/2017 | HOLIDAY, no class |
Week 9, 10/11/2017 | Combinational circuit design: implementing Boolean and arithmetic operations |
Weeks 10, 17/11/2017 | Area-Delay Performance analysis of combinational circuits |
Week 11, 24/11/2017 | Sequential circuits: latches & flip-flops |
Week 12, 1/12/2017 | MIDTERM II |
Weeks 13, 8/12/2017 | Sequential circuit design: state graphs and tables, modules |
Weeks 14, 15/12/2017 | Sequential circuit design: modules, state machines |
Weeks 15, 22/12/2017 | Sequential circuit design: modules, state machines |
Course Materials
Homeworks & Solutions | Quizzes & Solutions | Exams |
---|---|---|