BLG 231E

From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
Jump to: navigation, search
(→‎Course Materials)
(→‎Weekly Course Plan)
Line 63: Line 63:
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|-  
 
|-  
−
|  Week  1, 9/9/2014       || Introduction  
+
|  Week  1, 15/9/2015       || Introduction  
 
|-  
 
|-  
−
|  Week  2, 16/9/2014       || Digital logic fundamentals: gates, combinational circuits, Boolean expressions
+
|  Week  2, 22/9/2015       || Introduction
 
|-  
 
|-  
−
|  Week  3, 23/9/2014       || Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"
+
|  Week  3, 29/9/2015       || Digital logic fundamentals: gates, combinational circuits, Boolean expressions
 
|-  
 
|-  
−
|  Weeks 4, 30/9/2014 || Logic minimization: Karnaugh maps, Quine-McCluskey method
+
|  Weeks 4, 6/10/2015 || Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"
 
|-
 
|-
−
|  Weeks 5, 7/10/2014   || HOLIDAY!, no class
+
|  Weeks 5, 13/10/2015   || Logic minimization: Karnaugh maps, Quine-McCluskey method
 
|-
 
|-
−
|  Week 6, 14/10/2014      || Quine-McCluskey method, binary decision diagrams, hazards
+
|  Week 6, 20/10/2015      || Quine-McCluskey method, binary decision diagrams, hazards
 
|-  
 
|-  
−
|  Weeks 7, 21/10/2014 || MIDTERM I  
+
|  Weeks 7, 27/10/2015 || MIDTERM I  
 
|-
 
|-
−
|  Week  8, 28/10/2014      || HOLIDAY!, no class
+
|  Week  8, 3/11/2015    || Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)
 
|-  
 
|-  
−
|  Week  9, 4/11/2014     || Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)
+
|  Week  9, 10/11/2015     || Combinational circuit design: arithmetic operations
 
|-  
 
|-  
−
|  Weeks 10, 11/11/2014 || Combinational circuit design: arithmetic operations
+
|  Weeks 10, 17/11/2015 || Performance analysis of combinational circuits
 
|-  
 
|-  
−
|  Week  11, 18/11/2014     || Sequential circuits: latches & flip-flops
+
|  Week  11, 24/11/2015     || Sequential circuits: latches & flip-flops
 
|-  
 
|-  
−
|  Week  12, 25/11/2014    || MIDTERM II
+
|  Week  12, 1/12/2015    || MIDTERM II
 
|-  
 
|-  
−
|  Weeks 13, 2/12/2014 || Sequential circuit design: state graphs and tables, modules
+
|  Weeks 13, 8/12/2015 || Sequential circuit design: state graphs and tables, modules
 
|-  
 
|-  
−
|  Weeks 14, 9/12/2014 || Sequential circuit design: modules, state machines
+
|  Weeks 14, 15/12/2015 || Sequential circuit design: modules, state machines
 +
|-
 +
|  Weeks 14, 15/12/2015 || Sequential circuit design: modules, state machines
 
|}
 
|}
  

Revision as of 20:10, 12 September 2015

Contents

Announcements

  • Sept. 7th The class is given in the room 2106 (first floor), EEF.

Syllabus

BLG 231E: Digital Circuits, CRN: 12876, Tuesdays 13:30-16:30, Room: 2106 (EEF), Fall 2015.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:30 on Thursdays in Room:3005, EEF (or stop by my office any time)
Teaching Assistant

Furkan Peker

  • Email: furkan.peker061@gmail.com
  • Room: 3207 EEF
Grading
  • Homeworks: 15%
    • 3 homeworks (5% each)
  • Midterm Exams: 45%
    • 2 midterms (22.5% each) during the lecture time that will on 21/10/2014 and 25/11/2014.
  • Final Exam: 40%
Textbook
  • Wakerly, J. F. (2005). Digital Design Principles & Practices, 4th edition. Prentice Hall.
Reference Books
  • Roth Jr, C., & Kinney, L. (2013). Fundamentals of logic design. Cengage Learning.
  • Mano, M. M., & Kime, C. R. (2008). Logic and Computer Design Fundamentals, 4/E edition, Prentice Hall.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least 25 (out of 100).

Weekly Course Plan

Date
Topic
Week 1, 15/9/2015 Introduction
Week 2, 22/9/2015 Introduction
Week 3, 29/9/2015 Digital logic fundamentals: gates, combinational circuits, Boolean expressions
Weeks 4, 6/10/2015 Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"
Weeks 5, 13/10/2015 Logic minimization: Karnaugh maps, Quine-McCluskey method
Week 6, 20/10/2015 Quine-McCluskey method, binary decision diagrams, hazards
Weeks 7, 27/10/2015 MIDTERM I
Week 8, 3/11/2015 Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)
Week 9, 10/11/2015 Combinational circuit design: arithmetic operations
Weeks 10, 17/11/2015 Performance analysis of combinational circuits
Week 11, 24/11/2015 Sequential circuits: latches & flip-flops
Week 12, 1/12/2015 MIDTERM II
Weeks 13, 8/12/2015 Sequential circuit design: state graphs and tables, modules
Weeks 14, 15/12/2015 Sequential circuit design: modules, state machines
Weeks 14, 15/12/2015 Sequential circuit design: modules, state machines

Course Materials

Homeworks & Solutions Exams
Retrieved from "https://www.ecc.itu.edu.tr/index.php?title=BLG_231E&oldid=1668"
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox