EHB 205E

From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
Jump to: navigation, search
(→‎Course Materials)
(→‎Course Materials)
(42 intermediate revisions by one user not shown)
Line 2: Line 2:
 
== Announcements ==
 
== Announcements ==
  
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Nov. 13th</span> [[Media:ehb205e-2018-fall-hw-02.pdf | '''The second homework''']] has been posted that is due '''27/11/2018''' before 13:30.
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Oct. 22nd</span> Lectures start at 9:30 (instead of 8:30).
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Oct. 2nd</span> [[Media:ehb205e-2018-fall-hw-01.pdf | '''The first homework''']] has been posted that is due '''16/10/2018''' before 13:30.
+
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Oct. 22nd</span> Lectures are given online using Zoom that can be accessed via [http://ninova.itu.edu.tr/tr/ Ninova].
−
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sept. 30th</span>  The class is given in the room '''5202''' (second floor), EEF.
+
  
 
== Syllabus ==
 
== Syllabus ==
−
<div style="font-size: 120%;"> '''EHB 205E: Introduction to Logic Design''', CRN: 12228, Tuesdays 13:30-16:30, Room: 5202 (EEF), Fall 2018. </div>  
+
<div style="font-size: 120%;"> '''EHB 205E: Introduction to Logic Design''', CRN: 11093, Fridays 09:30-11:30, Online using Zoom via Ninova, Fall 2020. </div>  
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
    
 
    
Line 21: Line 20:
 
| <div style="font-size: 120%;"> '''Teaching Assistant'''</div>
 
| <div style="font-size: 120%;"> '''Teaching Assistant'''</div>
 
         ||  
 
         ||  
−
Ensar Vahapoğlu
+
Emre Altuner
−
* Email: ensarvahapoglu@gmail.com
+
* Email: altuner16@itu.edu.tr
−
* Room: 3007 EEF  
+
* Room: 3107 EEF  
 
|-  
 
|-  
 
|  <div style="font-size: 120%;"> '''Grading'''</div>
 
|  <div style="font-size: 120%;"> '''Grading'''</div>
 
         ||  
 
         ||  
  
−
* Quizzes: '''10%'''
+
* Quizzes: '''60%'''
−
** 2 pop-up quizzes (5% each) - '''no''' prior announcement of quiz dates and times
+
** 4 quizzes (15% each) during the lecture time that will on '''13/11/2020''', '''4/12/2020''', '''25/12/2020''', and '''22/1/2021'''.
  
 
* Homeworks: '''10%'''
 
* Homeworks: '''10%'''
−
** 4 homeworks (2.5% each)
+
** 2 homeworks (5% each)
  
−
* Midterm Exams: '''40%'''
+
* Final Exam: '''30%'''
−
** 2 midterms (20% each) during the lecture time that will on '''30/10/2018''' and '''4/12/2018'''.
+
−
 
+
−
* Final Exam: '''40%'''
+
 
|-
 
|-
 
|  <div style="font-size: 120%;"> '''Textbook'''</div>
 
|  <div style="font-size: 120%;"> '''Textbook'''</div>
Line 56: Line 52:
 
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date.
 
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date.
 
* Exams are in '''closed-notes''' and '''closed-books''' format.
 
* Exams are in '''closed-notes''' and '''closed-books''' format.
−
* To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least '''25''' (out of 100).
+
* To be eligible of taking the final exam, your average excluding the final exam should be at least '''50%''' of the class average.
 
|}
 
|}
  
Line 68: Line 64:
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|| <div style="font-size: 120%;"> '''Topic'''</div>
 
|-  
 
|-  
−
|  Week  1, 18/9/2018       || Introduction  
+
|  Week  1, 23/10/2020       || Introduction  
 
|-  
 
|-  
−
|  Week  2, 25/9/2018       || Digital logic fundamentals: gates, combinational circuits, Boolean expressions  
+
|  Week  2, 30/10/2020       || Digital logic fundamentals: gates, combinational circuits, Boolean expressions  
 
|-  
 
|-  
−
|  Week  3, 2/10/2018       || Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"  
+
|  Week  3, 6/11/2020       || Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"  
 
|-  
 
|-  
−
|  Weeks 4, 9/10/2018 || Logic minimization: Karnaugh maps, Quine-McCluskey method
+
|  Weeks 4, 13/11/2020 || QUIZ I 
 
|-
 
|-
−
|  Weeks 5, 16/10/2018   || Quine-McCluskey method, binary decision diagrams, hazards
+
|  Weeks 5, 20/11/2020   || Logic minimization: Karnaugh maps, Quine-McCluskey method
 
|-
 
|-
−
|  Week 6, 23/10/2018     || Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)  
+
|  Week 6, 27/11/2020     || Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)  
 
|-  
 
|-  
−
|  Weeks 7, 30/10/2018 || MIDTERM I
+
|  Weeks 7, 4/12/2020 || QUIZ II 
 
|-
 
|-
−
|  Week  8, 6/11/2018   || HOLIDAY, no class
+
|  Week  8, 11/12/2020   || Combinational circuit design: implementing Boolean and arithmetic operations
−
|-
+
−
|  Week  9, 13/11/2018    || Combinational circuit design: implementing Boolean and arithmetic operations
+
 
|-  
 
|-  
−
|  Weeks 10, 20/11/2018 || Area-Delay Performance analysis of combinational circuits
+
|  Week  9, 18/12/2020    || Sequential circuits: latches & flip-flops
 
|-  
 
|-  
−
|  Week  11, 27/11/2018      || Sequential circuits: latches & flip-flops
+
|  Weeks 10, 25/12/2020 || QUIZ III
 
|-  
 
|-  
−
|  Week  12, 4/12/2018    || MIDTERM II
+
|  Week  11, 1/1/2021      || HOLIDAY!
 
|-  
 
|-  
−
|  Weeks 13, 11/12/2018 || Sequential circuit design: state graphs and tables, modules
+
|  Week  12, 8/1/2021  || Sequential circuit design: state graphs and tables, modules
 
|-  
 
|-  
−
|  Weeks 14, 18/12/2018 || Sequential circuit design: modules, state machines
+
|  Weeks 13, 15/1/2021 || Sequential circuit design: modules, state machines
 
|-  
 
|-  
−
|  Weeks 15, 25/12/2018 || Sequential circuit design: modules, state machines
+
|  Weeks 14, 22/1/2021 || QUIZ IV
 
|}
 
|}
  
 
== Course Materials ==
 
== Course Materials ==
  
−
{| border="1" cellspacing="0" cellpadding="5"
+
{| border="1" cellspacing="0" cellpadding="4"
−
! Homeworks  & Solutions!! Homeworks  & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions !!Exams
+
! Homeworks  & Solutions!! Quizzes & Solutions!! Quizzes & Solutions!! Sample Problems & Solutions  
 
|-  
 
|-  
−
|[[Media:ehb205e-2018-fall-hw-01.pdf | Homework 1]] & [[Media:ehb205e-2018-fall-hw-01-solutions.pdf | Solutions]] || || [[Media:ehb205e-2018-fall-quiz-01.pdf | Quiz 1]] & [[Media:ehb205e-2018-fall-quiz-01-solutions.pdf | Solutions]]  ||  [[Media:ehb205e-2018-problems-01.pdf | Problem Set 1]] & [[Media:ehb205e-2018-problems-01-solutions.pdf | Solutions]]  ||  [[Media:ehb205e-2018-fall-midterm-01.pdf | Midterm 1]]
+
|   ||   ||   ||    
 
|-  
 
|-  
−
|[[Media:ehb205e-2018-fall-hw-02.pdf | Homework 2]] || || [[Media:ehb205e-2018-fall-quiz-02.pdf | Quiz 2]] & [[Media:ehb205e-2018-fall-quiz-02-solutions.pdf | Solutions]]   || [[Media:ehb205e-2018-problems-02.pdf | Problem Set 2]] & [[Media:ehb205e-2018-problems-02-solutions.pdf | Solutions]]  ||
+
| ||   ||   ||   
  
 
|}
 
|}

Revision as of 15:09, 22 October 2020

Contents

Announcements

  • Oct. 22nd Lectures start at 9:30 (instead of 8:30).
  • Oct. 22nd Lectures are given online using Zoom that can be accessed via Ninova.

Syllabus

EHB 205E: Introduction to Logic Design, CRN: 11093, Fridays 09:30-11:30, Online using Zoom via Ninova, Fall 2020.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:00 on Wednesdays in Room:3005, EEF (or stop by my office any time)
Teaching Assistant

Emre Altuner

  • Email: altuner16@itu.edu.tr
  • Room: 3107 EEF
Grading
  • Quizzes: 60%
    • 4 quizzes (15% each) during the lecture time that will on 13/11/2020, 4/12/2020, 25/12/2020, and 22/1/2021.
  • Homeworks: 10%
    • 2 homeworks (5% each)
  • Final Exam: 30%
Textbook
  • Wakerly, J. F. (20XX). Digital Design Principles & Practices. Prentice Hall.
Reference Books
  • Roth Jr, C., & Kinney, L. (20XX). Fundamentals of logic design. Cengage Learning.
  • Mano, M. M., & Kime, C. R. (20XX). Logic and Computer Design Fundamentals. Prentice Hall.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final exam, your average excluding the final exam should be at least 50% of the class average.

Weekly Course Plan

Date
Topic
Week 1, 23/10/2020 Introduction
Week 2, 30/10/2020 Digital logic fundamentals: gates, combinational circuits, Boolean expressions
Week 3, 6/11/2020 Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares"
Weeks 4, 13/11/2020 QUIZ I
Weeks 5, 20/11/2020 Logic minimization: Karnaugh maps, Quine-McCluskey method
Week 6, 27/11/2020 Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.)
Weeks 7, 4/12/2020 QUIZ II
Week 8, 11/12/2020 Combinational circuit design: implementing Boolean and arithmetic operations
Week 9, 18/12/2020 Sequential circuits: latches & flip-flops
Weeks 10, 25/12/2020 QUIZ III
Week 11, 1/1/2021 HOLIDAY!
Week 12, 8/1/2021 Sequential circuit design: state graphs and tables, modules
Weeks 13, 15/1/2021 Sequential circuit design: modules, state machines
Weeks 14, 22/1/2021 QUIZ IV

Course Materials

Homeworks & Solutions Quizzes & Solutions Quizzes & Solutions Sample Problems & Solutions
Retrieved from "https://www.ecc.itu.edu.tr/index.php?title=EHB_205E&oldid=3932"
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox