BLG 231E
From The Emerging Circuits and Computation Group at ITU
				
								
				(Difference between revisions)
				
																
				
				
								
				|  (→Syllabus) |  (→Course Materials) | ||
| Line 106: | Line 106: | ||
| ! Homeworks  & Solutions!! Quizzes & Solutions!! Exams   | ! Homeworks  & Solutions!! Quizzes & Solutions!! Exams   | ||
| |-   | |-   | ||
| − | | [[Media:blg231e-2017-fall-hw-01.pdf | Homework 1]] & Solutions  ||  ||   | + | | [[Media:blg231e-2017-fall-hw-01.pdf | Homework 1]] & [[Media:blg231e-2017-fall-hw-01-solutions.pdf | Solutions]]  ||  ||   | 
| |-   | |-   | ||
| |  ||  ||   | |  ||  ||   | ||
Revision as of 21:39, 10 October 2017
| Contents | 
Announcements
- Oct. 10th The classroom is changed to 4102 (first floor), EEF.
- Sept. 22nd The first homework has been posted that is due 6/10/2017 before 9:30.
- Sept. 8th The class is given in the room 5305 (third floor), EEF.
Syllabus
 BLG 231E: Digital Circuits, CRN: 13783, Fridays 09:30-12:30, Room: 4102 (EEF), Fall 2017. 
 
|  Instructor | 
 | 
|  Teaching Assistant | Ensar Vahapoğlu 
 | 
|  Grading | 
 
 
 
 | 
|  Textbook | 
 | 
|  Reference Books | 
 
 | 
|  Policies | 
 | 
Weekly Course Plan
|  Date |  Topic | 
| Week 1, 15/9/2017 | Introduction | 
| Week 2, 22/9/2017 | Digital logic fundamentals: gates, combinational circuits, Boolean expressions | 
| Week 3, 29/9/2017 | Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" | 
| Weeks 4, 6/10/2017 | Logic minimization: Karnaugh maps, Quine-McCluskey method | 
| Weeks 5, 13/10/2017 | Quine-McCluskey method, binary decision diagrams, hazards | 
| Week 6, 20/10/2017 | Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) | 
| Weeks 7, 27/10/2017 | MIDTERM I | 
| Week 8, 3/11/2017 | HOLIDAY, no class | 
| Week 9, 10/11/2017 | Combinational circuit design: implementing Boolean and arithmetic operations | 
| Weeks 10, 17/11/2017 | Area-Delay Performance analysis of combinational circuits | 
| Week 11, 24/11/2017 | Sequential circuits: latches & flip-flops | 
| Week 12, 1/12/2017 | MIDTERM II | 
| Weeks 13, 8/12/2017 | Sequential circuit design: state graphs and tables, modules | 
| Weeks 14, 15/12/2017 | Sequential circuit design: modules, state machines | 
| Weeks 15, 22/12/2017 | Sequential circuit design: modules, state machines | 
Course Materials
| Homeworks & Solutions | Quizzes & Solutions | Exams | 
|---|---|---|
| Homework 1 & Solutions | ||
