

# Homework-2 Solutions - EHB322E

a) • Complex Gate Circuit ① CMOS Logic

$$f = X_1 X_2 \bar{X}_4 + X_1 \bar{X}_2 X_3 + X_2 X_3 \bar{X}_4 \rightarrow \bar{f} = \bar{f} \rightarrow f = \overline{\overline{X_1 X_2 \bar{X}_4 + X_1 \bar{X}_2 X_3 + X_2 X_3 \bar{X}_4}}$$

$$f = \overline{X_1 X_2 \bar{X}_4 \cdot X_1 \bar{X}_2 X_3 \cdot X_2 X_3 \bar{X}_4} = \overline{(\bar{X}_1 + \bar{X}_2 + X_4) \cdot (\bar{X}_1 + X_2 + \bar{X}_3) \cdot (\bar{X}_2 + \bar{X}_3 + X_4)}$$


$$f = \overline{(\bar{X}_1 + \bar{X}_2 \bar{X}_3 + X_2 X_4 + \bar{X}_3 X_4) \cdot (\bar{X}_2 + \bar{X}_3 + X_4)}$$

$$f = \overline{\bar{X}_1 \bar{X}_2 + \bar{X}_1 \bar{X}_3 + \bar{X}_1 X_4 + \bar{X}_2 \bar{X}_3 + X_2 X_4 + \bar{X}_3 X_4} \rightarrow \text{for Pull-Down network}$$

$$= \bar{X}_1 (\bar{X}_2 + \bar{X}_3 + X_4) + \bar{X}_3 (\bar{X}_2 + X_4) + X_2 X_4$$

=> Dual of this expression;

$$\left[ \bar{X}_1 + (\bar{X}_2 + \bar{X}_3 + X_4) \right] \cdot \left[ \bar{X}_3 + \bar{X}_2 \cdot X_4 \right] \cdot \left[ X_2 + X_4 \right]$$




→ Pull-up  
worst case  
6 transistors

→ Pull-down  
worst case  
2 transistors

b)  $t_{PLH(wc)} = 0.69 \cdot 6 \cdot 2 \cdot 6 \cdot 10^3 \cdot 10 \cdot 10^{-12}$   
 $= 107,64 \text{ ns}$

$t_{PHL(wc)} = 0.69 \cdot 2 \cdot 4 \cdot 7 \cdot 10^3 \cdot 10 \cdot 10^{-12}$   
 $= 64,86 \text{ ns}$

② Dynamic Logic



Same

b.)

$t_{PHL} = 0.69 \cdot 3 \cdot 4 \cdot 7 \cdot 10^3 \cdot 10 \cdot 10^{-12}$   
 $= 97,29 \text{ ns}$

$t_{PLH} = 0.69 \cdot 2 \cdot 6 \cdot 10^3 \cdot 10 \cdot 10^{-12}$   
 $= 17,94 \text{ ns}$   
 ↓ single PMO

3) NMOS PTL  $\rightarrow f = x_1 x_2 \bar{x}_4 + x_1 \bar{x}_2 x_3 + x_2 x_3 \bar{x}_4$

a) Shannon expansion  $x_4 \rightarrow x_3 \rightarrow x_2 \rightarrow x_1$

$\Rightarrow x_1 x_2 \bar{x}_4 (x_3 + \bar{x}_3) + x_1 \bar{x}_2 x_3 (x_4 + \bar{x}_4) + x_2 x_3 \bar{x}_4 (x_1 + \bar{x}_1)$


$\Rightarrow x_1 x_2 x_3 \bar{x}_4 + x_1 x_2 \bar{x}_3 \bar{x}_4 + x_1 \bar{x}_2 x_3 x_4 + x_1 \bar{x}_2 \bar{x}_3 \bar{x}_4 + \cancel{x_1 x_2 x_3 x_4} + \bar{x}_1 x_2 x_3 \bar{x}_4$

$\Rightarrow x_4 (x_1 \bar{x}_2 x_3) + \bar{x}_4 (x_1 x_2 x_3 + x_1 x_2 \bar{x}_3 + x_1 \bar{x}_2 x_3 + \bar{x}_1 x_2 x_3)$

$x_4 (x_3 (x_1 \bar{x}_2) + \bar{x}_3 (0)) + \bar{x}_4 (x_3 (x_1 x_2 + x_1 \bar{x}_2 + \bar{x}_1 x_2) + \bar{x}_3 (x_1 x_2))$

$x_4 (x_3 (x_2(0) + \bar{x}_2(x_1)) + \bar{x}_3(0)) + \bar{x}_4 (x_3 (x_2 (x_1 + \bar{x}_1) + \bar{x}_2(x_1)) + \bar{x}_3 (x_2(x_1) + \bar{x}_2(0)))$

$x_4 (x_3 (x_2(0) + \bar{x}_2(x_1)) + \bar{x}_3(0)) + \bar{x}_4 (x_3 (x_2(1) + \bar{x}_2(x_1)) + \bar{x}_3 (x_2(x_1) + \bar{x}_2(0)))$



b) NMOS PTL  $\rightarrow t_{PLHCWC} = 0.69 \cdot t_n \cdot R_n \cdot C_{out} = 0.69 \cdot t_n \cdot L_n \cdot 7 \cdot 10^3 \cdot 10 \cdot 10^{-12}$   
 $= 129,72 \text{ ns}$   
 $t_{PHLCWC} = 0.69 \cdot t_p \cdot R_p \cdot C_{out} = 129,72 \text{ ns}$

$\hookrightarrow$  4 transistors on H $\rightarrow$ L and L $\rightarrow$ H paths