

EHB322E Digital Electronic Circuits MIDTERM I

Duration: 60 Minutes

Grading: 1) 35%, 2) 35%, 3) 30%

Exam is in closed-notes and closed-books format; calculators are allowed

For your answers please use the space provided in the exam sheet


GOOD LUCK!

- 1) Consider a buffer shown below. Use the following equations for your calculations.

Saturation region current-voltage equation: $I_D = \frac{1}{2} k'_{p,n} \frac{W}{L} (V_{GS} - V_{T0,p,n})^2$

Linear region current-voltage equation: $I_D = \frac{1}{2} k'_{p,n} \frac{W}{L} [2(V_{GS} - V_{T0,p,n})V_{DS} - V_{DS}^2]$

Transistor parameters: $k_p' = \mu_p c_{ox} = 35 \mu A/V^2$, $k_n' = \mu_n c_{ox} = 98 \mu A/V^2$, $V_{TN} = 1V$, $V_{TP} = -0.5V$, $W_{N-1} = 5\mu$, $W_{N-2} = 5\mu$, $L_P = L_N = 1\mu$.



Buffer

- Find the maximum value of W_{P-1} satisfying that $V_{in} = 5V$ results in $V_{out} = 5V$.
- Find the value of W_{P-2} if $V_{in} = 0V$ results in $V_{out} = 1V$.
- Find the buffer's static power consumption values when $V_{in} = 0V$ and $V_{in} = 5V$.

10 a) $V_{out} = 1V \Rightarrow \frac{1}{2} 98 \mu \frac{5}{1} [2(4) \cdot 1 - 1^2] = \frac{1}{2} 35 \mu \frac{W_{P-1}}{1} (4 - 0.5)^2$

$\Rightarrow W_{P-1} = 8 \mu$

12 b) $V_{out} = 4.5V \Rightarrow \frac{1}{2} 98 \mu \frac{5}{1} [2(2.5) \cdot 1 - 1^2] = \frac{1}{2} 35 \mu \frac{W_{P-2}}{1} [2(4.5) \cdot 4 - 4^2]$

$\Rightarrow W_{P-2} = 4.2 \mu$

15 c) $V_{in} = 0V \Rightarrow I_{total} = I_{DN-2} = 1.47 \text{ mA}$ $P = 5 \cdot 1.47 = 7.35 \text{ mW}$
 $V_{in} = 5V \Rightarrow I_{total} = I_{DN-1} = 1.715 \text{ mA}$ $P = 5 \cdot 1.715 = 8.6 \text{ mW}$


- 2) Consider a buffer circuit consisting of two CMOS NAND gates, shown below. An external capacitor of 48fF is connected to the output. A signal switching from high to low is applied to the input.

Equivalent resistor for an NMOS transistor: $R_N = (12\text{k}\Omega) / (W/L)_N$

Equivalent resistor for a PMOS transistor: $R_P = (24\text{k}\Omega) / (W/L)_P$


Gate capacitors $C_{GS-N} = c_{ox} W_N L_N$ and $C_{GS-P} = c_{ox} W_P L_P$; neglect C_{GD} capacitors.

Transistor parameters: $c_{ox} = 1\text{ fF}/\mu\text{m}^2$, $L_N = L_P = 1\mu$, $W_{N1} = 2\mu$, $W_{P1} = 3\mu$, $W_{N2} = 4\mu$, $W_{P2} = 6\mu$.



Digital circuit with two CMOS NAND gates

- a) Implement a NAND gate with a Boolean function $f = \overline{x_1 x_2}$ using CMOS transistors. If inputs of a NAND gate are shorted, as we use in our circuit, then find its Boolean function. Draw the CMOS implementation of the above circuit.
- b) Find the **total propagation delay value** (delay of NAND1 + delay of NAND2) between the input and the output.
- You should consider C_{GS} capacitors as well as the external $C = 48\text{fF}$ capacitor
 - Do not consider capacitors at nodes other than the node of gate inputs/outputs.



25

b)

Output of NAND1 $\Rightarrow C_1 = (4 + 6) \cdot 2 \text{ fF} = 20 \text{ fF}$

Output of NAND2 $\Rightarrow C_2 = C = 48 \text{ fF}$

$R_{N-1} = 6\text{k}$	$R_{N-2} = 3\text{k}$
$R_{P-1} = 8\text{k}$	$R_{P-2} = 4\text{k}$

total delay = $t_{pLH-1} + t_{pLH-2}$

$= 0.69 (R_{P1} // R_{N1}) \cdot C_1 + 0.69 (R_{N2} + R_{P2}) \cdot C_2$


$= 0.69 (4\text{k} \cdot 20\text{f} + 6\text{k} \cdot 48\text{f}) = 0.25 \mu\text{s}$

15 // 254 p //

3) Consider $f = x_1x_2x_3 + x_1\bar{x}_2\bar{x}_3x_4 + \bar{x}_1\bar{x}_2x_3x_4$.

- a) Implement f with a CMOS circuit using **minimum** number of transistors. Draw the circuit. How many PMOS and NMOS transistors do you use?
 b) Suppose that both NMOS and PMOS transistors have equivalent resistance values of $1k\Omega$; a total output load capacitor is $2fF$ (Neglect all other internal capacitors). Find the **worst case (largest) t_{PHL} and t_{PLH}** values.

a) $f = x_1x_2x_3 + \bar{x}_2x_4(x_1\bar{x}_3 + \bar{x}_1x_3)$
 $9 + 9 = 18$ transistors 60



b) we $T_{PLH} = 0,09 \cdot (4 \cdot 1k) \cdot 2f = 5,52p_s$
 we $T_{PHL} = 0,09 \cdot (3 \cdot 1k) \cdot 2f = 4,14p_s$ 60