


1) Consider a buffer shown below. Use the following equations for your calculations.

Saturation region current-voltage equation: $I_D = \frac{1}{2} k'_{p,n} \frac{W}{L} (V_{GS} - V_{T0,p,n})^2$

Linear region current-voltage equation: $I_D = \frac{1}{2} k'_{p,n} \frac{W}{L} [2(V_{GS} - V_{T0,p,n})V_{DS} - V_{DS}^2]$

Transistor parameters: $k_p' = \mu_p C_{ox} = 35 \mu A/V^2$, $k_n' = \mu_n C_{ox} = 98 \mu A/V^2$, $V_{TN} = 1V$, $V_{TP} = -0.5V$, $W_{N-1} = 5\mu$, $W_{N-2} = 5\mu$, $L_P = L_N = 1\mu$.



Buffer

- Find the maximum value of W_{P-1} satisfying that $V_{in} = 5V$ results in $V_{out} = 5V$.
- Find the value of W_{P-2} if $V_{in} = 0V$ results in $V_{out} = 1V$.
- Find the buffer's static power consumption values when $V_{in} = 0V$ and $V_{in} = 5V$.
- By using the W_{P-1} value found in a), find the value of the switching threshold voltage V_M ($V_{in} = V_{GN-2}$) of the first inverter.

10 a) $V_{G-N-2} = 1V \Rightarrow \frac{1}{2} 98 \mu \frac{5}{1} [2(4) \cdot 1 - 1^2] = \frac{1}{2} 35 \mu \frac{W_{P-1}}{1} [4 - 0.5]^2$
 $\Rightarrow W_{P-1} = 8 \mu$

10 b) $V_{G-N-2} = 4.5V \Rightarrow \frac{1}{2} 98 \mu \frac{5}{1} [2(2.5) \cdot 1 - 1] = \frac{1}{2} 35 \mu \frac{W_{P-2}}{1} [2(4.5) \cdot 4 - 4^2]$
 $\Rightarrow W_{P-2} = 4.2 \mu$

1 c) $V_{in} = 0V \Rightarrow I_{total} = I_{DN-2} = 1.47 mA$ $P = 5 \cdot 1.47 = 7.35 mW$
 $V_{in} = 5V \Rightarrow I_{total} = I_{DN-1} = 1.715 mA$ $P = 5 \cdot 1.715 = 8.6 mW$


- 2) Consider a buffer circuit consisting of two CMOS NAND gates, shown below. An external capacitor of 48fF is connected to the output. A signal switching from high to low is applied to the input.

Equivalent resistor for an NMOS transistor: $R_N = (12\text{k}\Omega) / (W/L)_N$

Equivalent resistor for a PMOS transistor: $R_P = (24\text{k}\Omega) / (W/L)_P$


Gate capacitors $C_{GS-N} = c_{ox} W_N L_N$ and $C_{GS-P} = c_{ox} W_P L_P$; neglect C_{GD} capacitors.

Transistor parameters: $c_{ox} = 1\text{ fF}/\mu\text{m}^2$, $L_N = L_P = 1\mu$, $W_{N1} = 2\mu$, $W_{P1} = 3\mu$, $W_{N2} = 4\mu$, $W_{P2} = 6\mu$.



Digital circuit with two CMOS NAND gates

- a) Implement NAND gates with a Boolean function $f = \overline{x_1 x_2}$ using CMOS transistors. If inputs of a NAND gates are shorted, as similarly we use in our circuit, then find its Boolean function.
- b) Find the total propagation delay value between the input and the output.
- You should consider C_{GS} capacitors as well as the external $C = 48\text{fF}$ capacitor
 - Do not consider capacitors at nodes other than the node of gate inputs/outputs.



20

b)

Output of NAND1 $\Rightarrow C_1 = (4 + 6) \cdot 2\text{ fF} = 20\text{ fF}$

Output of NAND2 $\Rightarrow C_2 = C = 48\text{ fF}$

$R_{N-1} = 6\text{ k}$	$R_{N-2} = 3\text{ k}$
$R_{P-1} = 8\text{ k}$	$R_{P-2} = 4\text{ k}$

total delay = $t_{PCH-1} + t_{PCL-2}$

$$= 0.69 (R_{P1} // R_{N1}) \cdot C_1 + 0.69 (R_{N2} + R_{P-1}) C_2$$

$$= 0.69 (4\text{ k} \cdot 20\text{ f} + 6\text{ k} \cdot 48\text{ f}) = 0.25\text{ ns}$$

10 254 p //


3) For a specific technology and a specific supply voltage, a CMOS inverter with parameters $W_P=1u$, $W_N=1u$, $L_P=1u$, $L_N=1u$, and a total output load capacitor of $1fF$ has $t_{PHL}=1ns$ and $t_{PLH}=2ns$. By considering the same technology and the supply voltage,

a) Implement $f = x_1x_2\bar{x}_3 + x_1\bar{x}_2x_3 + \bar{x}_1x_2x_3 + \bar{x}_1\bar{x}_4$ with a CMOS circuit using **minimum** number of transistors. Draw the circuit. How many PMOS and NMOS transistors do you use?

b) Select $W_P=4u$ for all PMOS transistors and $W_N=2u$ for all NMOS transistors of your CMOS circuit. Find the **worst case (largest)** and the **best case (smallest)** t_{PHL} and t_{PLH} values if a total output load capacitor is $2fF$. Neglect internal node capacitors. You should report 4 delay values.

20 a) $f = x_1(x_2\bar{x}_3 + \bar{x}_2x_3) + \bar{x}_1(x_2x_3 + \bar{x}_4)$ 18 transistors

f_{NMOS} f_{PMOS}



20 b)

t_{PLH}	Best $\rightarrow \frac{5}{3} R_P$	$x_1=0$	$x_4=1$	$x_2=1$	$x_3=1$
	Worst $\rightarrow 3 R_P$	$x_1=0$	$x_4=0$	$x_2=1$	$x_3=1$
t_{PHL}	Best $\rightarrow \frac{13}{6} R_N$	$x_1=0$	$x_2=0$	$x_3=0$	$x_4=0$
	Worst $\rightarrow 3 R_N$	$x_1=1$	$x_2=0$	$x_3=0$	$x_4=1$

BC	$t_{PLH} = t_{PHL-in} \cdot 2 \cdot \frac{1}{4} \cdot \frac{5}{3} = \frac{5}{3} ns$	$t_{PHL} = t_{PHL-in} \cdot 2 \cdot \frac{1}{2} \cdot \frac{13}{6} = \frac{13}{6} ns$
wc	$t_{PLH} = 2ns \cdot 2 \cdot \frac{1}{4} \cdot 3 = 3ns$	$t_{PHL} = 1ns \cdot 2 \cdot \frac{1}{2} \cdot 3 = 3ns$