

Student Name:

Instructor: Mustafa Altun

Student ID:

Date: 09/05/2022

12/05/2022

EHB322E Digital Electronic Circuits MIDTERM II

Duration: 120 Minutes

Grading: 1) 60%, 2) 40%

Exam is in closed-notes and closed-books format; calculators are allowed

For your answers please use the space provided in the exam sheet

GOOD LUCK!

$$g = x_4 + x_5$$

1) Consider a Boolean function $f = gx_2x_3 + \bar{x}_1\bar{x}_2 + x_1\bar{x}_3$ where $g = x_4 + x_5$.

Suppose that all NMOS transistors are identical and all PMOS transistors are identical.

$V_{DD}=5V$ and $|V_{TH}| = 1V$ (Both for NMOS and PMOS).

Equivalent resistor for an NMOS transistor: $R_N=12k\Omega$

Equivalent resistor for a PMOS transistor: $R_P=24k\Omega$

Suppose that the output circuit node has a capacitance value of $10pF$. Neglect internal and other node capacitors.

Implement f with "NMOS Pass Transistor Logic - PTL - Network(s)" and "CMOS Inverters" with minimum number of transistors such that there is no threshold voltage drop at the output (output is V_{DD} or GND all the time). For the PTL networks use the ordering of $x_1 - x_2 - x_3 - x_4 - x_5$. Also use only variables $x_1 - x_2 - x_3 - x_4 - x_5$ as inputs, not their negated forms. Find the **minimum number** of transistors needed. Find the **worst case (largest) t_{PHL} and t_{PLH}** values (total of 2 values).

$$g = x_4(1) + \bar{x}_5(x_5)$$

$$g = x_4(x_5) + \bar{x}_4(0)$$

$$f = x_1(x_2x_3g + \bar{x}_2) + \bar{x}_1(x_2x_3g + \bar{x}_2) = x_1(x_2(x_3g + \bar{x}_2) + \bar{x}_2(\bar{x}_2)) + \bar{x}_1(x_2(x_3g + \bar{x}_2) + \bar{x}_2(1))$$

15

$$= x_1(x_2(x_3(g) + \bar{x}_2(1)) + \bar{x}_2(x_3(0) + \bar{x}_2(1))) + \bar{x}_1(x_2(x_3(g) + \bar{x}_2(1)))$$

$$+ \bar{x}_1(x_2(x_3(g) + \bar{x}_2(0)) + \bar{x}_2(1))$$

6 inverter
14 NMOS \rightarrow 26 transistors



10

20

15

$$t_{PHL} = t_{PLH} \approx 0.69 (4 \cdot 12k \cdot 10pF) = 331,2 ns$$

165,5 ns



$g = x_4 + x_5$

2) Consider a Boolean function $f = gx_2x_3 + \bar{x}_1\bar{x}_2 + x_1\bar{x}_3$ where $g = x_4 + x_5$. Implement f with "Dynamic Logic" using "a Pull-Down NMOS Network" using minimum number of transistors such that there is no charge sharing problem. Find the **minimum number** of transistors needed.


Equivalent resistor for an NMOS transistor: $R_N = 12k\Omega$

Equivalent resistor for a PMOS transistor: $R_P = 24k\Omega$

6t
12t

Suppose that the output circuit node has a capacitance value of **10pF**. Neglect internal and other node capacitors. You can use variables $x_1 - x_2 - x_3 - x_4 - x_5$ and their negations as inputs. Find the **worst case (largest) t_{PHL} and t_{PLH}** values (total of 2 values).

$$f = x_2x_3(x_4+x_5) + \bar{x}_1\bar{x}_2 + x_1\bar{x}_3$$



wc $t_{PHL} = 0,69 \cdot 5(12k) \cdot 10p = 414ns$ 6

wc $t_{PLH} = 0,69 \cdot 24k \cdot 10p = 165,6ns$ 6

wc $t_{PHL} = 0,69 \cdot (4 \cdot 6k) \cdot 10p = 165,6ns$
 wc $t_{PLH} = 0,69 \cdot 12k \cdot 10p = 82,8ns$