## EHB205E Introduction to Logic Design Homework 2

Deadline: 19/11/2021 (before 9:30)

## <u>PART 1</u>

- 1) Get Xilinx ISE 14.7 webpack from <u>https://www.xilinx.com/support/download.html</u>. Install to your computer.
- 2) Take "OR gate.vhd" and "OR gate tb.vhd" files from ninova.
- 3) Start "Project Navigator" in "ISE Design Tools" in Xilinx ISE.
- 4) Build a new project by "New Project" command. Give a name to your project.
- 5) Add the files mentioned above by "Add Source" command in "Project" tab.
- 6) When the option is "view" "implementation" and "OR\_gate.vhd" is chosen, view your circuits schematic by "view RTL schematic" in "Synthesize" list. Take the picture in order to use in your homework report.
- 7) Choose "view" "Simulation" option.
- 8) When "OR\_gate\_tb.vhd" file is chosen, push "Simulate Behavioral Model" command. You should see a graph with inputs and outputs. Take a picture of this graph between 0 ns 60 ns for your homework report.
- 9) Prepare a report which shows that you succesfully completed all the above steps.

## PART2

10) Create a new project as explained in the first part.

- **11**) Take "OR\_gate.vhd" and "OR\_gate\_tb.vhd" files from <u>here</u> or from Ninova. You will design your circuit by changing these files.
- **12**) "Save As" "OR\_gate.vhd" file by giving name "Boolean\_Function\_Case\_Statement.vhd" that will be used to define one of your designs.
- 13) Add your "Boolean\_Function\_Case\_Statement.vhd" file by "Add Sources", "Add or create design sources" to your project.
- 14) Change the names and the number of inputs and outputs according to the truth table given below. You have four inputs, a<sub>1</sub>, a<sub>0</sub>, b<sub>1</sub>, b<sub>0</sub> and three outputs, c<sub>2</sub>, c<sub>1</sub> and c<sub>0</sub>.

<b>a</b> 1	ao	<b>b</b> 1	b <sub>0</sub>	<b>C</b> 2	<b>C</b> 1	<b>C</b> 0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

15) Change the data types of inputs and outputs according to the examples given in the following web pages

- <u>http://www.csit-</u> <u>sun.pub.ro/courses/Masterat/Materiale\_Suplimentare/Xilinx%20Synthesis%20Technology/t</u> <u>oolbox.xilinx.com/docsan/xilinx4/data/docs/xst/vhdl3.html</u>
- <u>https://startingelectronics.org/software/VHDL-CPLD-course/tut13-VHDL-data-types-and-operators/</u>
- <u>http://www.brunel.ac.uk/~eestmba/hdl/dtypevhdl1.html</u>
- https://en.wikibooks.org/wiki/Programmable\_Logic/VHDL\_Data\_Types
- <u>https://web.engr.oregonstate.edu/~sllu/vhdl/lec2e.html</u>

**16**) Describe the functionality of your circuit under "architecture begin" by using "case statement" as given in the following web pages

- https://www.ics.uci.edu/~jmoorkan/vhdlref/cases.html
- <u>https://www.nandland.com/vhdl/examples/example-case-statement.html</u>
- https://www.allaboutcircuits.com/technical-articles/sequential-vhdl-if-and-case-statements/
- http://vhdl.renerta.com/mobile/source/vhd00014.htm
- https://insights.sigasi.com/tech/signal-assignments-vhdl-withselect-whenelse-and-case/
- 17) Make sure that "Boolean\_Function\_Case\_Statement.vhd" is your top module. You can change top module by right click to the module that you would like to implement and choose "Set as Top" from the list. Produce the RTL schematic of your design.
- **18**) "Save As" "OR\_gate\_tb.vhd" file by giving name "Boolean\_Function\_Case\_Statement\_tb.vhd" that will be used to describe your testbench for simulation of your design.
- **19**) Add your "Boolean\_Function\_Case\_Statement\_tb.vhd" by "Add Sources", "Add or create simulation sources" to your project.
- **20**) Write the test bench file to test your design by using "Boolean\_Function\_Case\_Statement\_tb.vhd". You can find examples to write testbenches in VHDL in the following web pages. Simulate your design, produce wave form for your report.
- <u>https://vhdlguide.readthedocs.io/en/latest/vhdl/testbench.html</u>
- <u>https://www.fpgatutorial.com/how-to-write-a-basic-testbench-using-vhdl/</u>
- <u>https://allaboutfpga.com/vhdl-testbench-tutorial/</u>
- <u>https://technobyte.org/testbench-vhdl-types-examples-steps/</u>
- **21**) "Save As" "Boolean\_Function\_Case\_Statement.vhd" file by giving name "Boolean\_Function\_Data\_Flow.vhd" that will be used to describe your second design.
- 22) Add your "Boolean\_Function\_Data\_Flow.vhd" file by "Add Sources", "Add or create design sources" to your project.
- 23) Add your "Boolean\_Function\_Data\_Flow.vhd" file to your project.
- 24) Describe the functionality of your circuit under "architecture begin" by using "data flow modelling" as given in the following web pages
- <u>https://vhdlguide.readthedocs.io/en/latest/vhdl/dataflow.html</u>
- https://www.oreilly.com/library/view/vhdl/9788131732113/xhtml/chapter005.xhtml
- https://buzztech.in/vhdl-modelling-styles-behavioral-dataflow-structural/
- <u>https://www.technobyte.org/vhdl-code-for-an-encoder-dataflow/</u>
- **25**) Make sure that your "Boolean\_Function\_Data\_Flow.vhd" is your top module. Produce the RTL schematic of your design.

- **26**) "Save As" "Boolean\_Function\_Case\_Statement\_tb.vhd" file by giving name "Boolean\_Function\_Data\_Flow\_tb.vhd" that will represent your testbench for simulation of your second design represented in Part 2.15.
- 27) Add your "Boolean\_Function\_Data\_Flow\_tb.vhd" by "Add Sources", "Add or create simulation sources" to your project.
- **28**) Write the test bench file to test your design by using "Boolean\_Function\_Data\_Flow\_tb.vhd". Simulate your design.

## References

- 1) Morris Mano, Micheal Ciletti, **Digital Design**, Fifth Edition, Pearson.
- Frank Vahid, Digital design, with RTL design, VHDL, and Verilog, Hoboken, NJ : John Wiley, 2010
- **3**) Peter D Minns, **FSM-based digital design using Verilog HDL**, Chichester, England : J. Wiley & Sons , c2008
- **4)** Pong P. Chu, **FPGA prototyping by Verilog examples Xilinx Spartan -3 version**, Hoboken, N.J. : J. Wiley & Sons, c2008

Grading: Part1 30%, Part2 70% Note: Submit your homeworks through Ninova.