

EHB322E Digital Electronic Circuits

MIDTERM I

Duration: 120 Minutes

Grading: 1) 35%, 2) 35%, 3) 30%

Exam is in closed-notes and closed-books format; calculators are allowed

For your answers please use the space provided in the exam sheet


GOOD LUCK!

- 1) Consider a buffer shown below. Use the following equations for your calculations.

Saturation region current-voltage equation: $I_D = \frac{1}{2} k'_{p,n} \frac{W}{L} (V_{GS} - V_{T0p,n})^2$

Linear region current-voltage equation: $I_D = \frac{1}{2} k'_{p,n} \frac{W}{L} [2(V_{GS} - V_{T0p,n})V_{DS} - V_{DS}^2]$

Transistor parameters: $k_p' = \mu_p c_{ox} = 54 \mu\text{A}/\text{V}^2$, $k_n' = \mu_n c_{ox} = 96 \mu\text{A}/\text{V}^2$, $V_{TN} = 1\text{V}$, $V_{TP} = -1\text{V}$, $W_{N-1} = W_{N-2} = 12\mu$, $L_P = L_N = 1\mu$.




Buffer

- Find the minimum value of R_1 if $V_{in} = 5\text{V}$ results in $V_{out} = 5\text{V}$.
- Find the value of W_{P-1} if $V_{in} = 0\text{V}$ results in $V_{out} = 0.5\text{V}$.
- Find the buffer's static power consumption values when $V_{in} = 0\text{V}$ and $V_{in} = 5\text{V}$.
- Using the values found in a) and b), find the value of V_{out} if $V_{in} = 2.5\text{V}$.

- 2) Consider a circuit with three CMOS inverters and three outputs shown below. External capacitors with values of $2fF$, $4fF$, and $6fF$ are connected to output-1, output-2, and output-3, respectively. A signal switching from high to low is applied to the input.

Transistor parameters: $c_{ox}=1 fF/\mu m^2$, $\tau_n = \tau_p=1ps$, $W_{N1}=2\mu$, $W_{P1}=4\mu$, $W_{N2}=2\mu$, $W_{P2}=6\mu$, $W_{N3}=1\mu$, $W_{P3}=4\mu$, and $L_{N1}=L_{P1}=L_{N2}=L_{P2}=L_{N3}=L_{P3}=1\mu$.



Digital circuit with three CMOS inverters

Propagation delays of an inverter are formulized as follows. C_L represents the total (internal and external) load capacitor of an inverter.

$$t_{PHL} = (C_L/C_N) \tau_n \quad C_N = c_{ox} W_N L_N$$

$$t_{PLH} = (C_L/C_P) \tau_p \quad C_P = c_{ox} W_P L_P$$

Suppose that $C_{GS-N} = C_N$, $C_{GS-P} = C_P$, and each inverter has an internal input capacitor of $(C_{GS-N} + C_{GS-P})$.

- Neglect the inverters' internal output capacitors and find **total propagation delay values** at output-1, output-2, and output-3.
- Suppose that each inverter has an output internal capacitor $C_{I-out} = c_{ox}(W_N+W_P)(0.5\mu m)$. Find **total propagation delay values** at output-1, output-2, and output-3.

- 3) Consider $f = x_1 x_2 x_3 \overline{x_4} + x_1 x_2 \overline{x_3} x_4 + \overline{x_1} \overline{x_2} \overline{x_3} x_4$.
- a) Implement f with a **CMOS circuit** using **minimum** number of transistors. Draw the circuit. How many PMOS and NMOS transistors do you use?
 - b) Suppose that both NMOS and PMOS transistors have equivalent resistance values of $1\text{k}\Omega$; a total output load capacitor is 2fF (Neglect all other internal capacitors). Find the **worst case (largest)** t_{PHL} and t_{PLH} values.