

Student Name:

Instructor: Mustafa Altun

Student ID:

Date: 19/11/2021

EHB 205E: Introduction to Logic Design

MIDTERM I

Duration: 120 Minutes


Grading: 1) 15%, 2) 30%, 3) 25%, 4) 30%

Exam is in closed-notes and closed-books format; calculators are allowed

For your answers please use the space provided in the exam sheet

GOOD LUCK!



- 1) Consider a 4-variable Boolean function $f(x_1, x_2, x_3, x_4) = \sum(1, 3, 4, 5, 9, 11, 12, 13, 14, 15)$; x_1 is the most significant bit. Obtain a minimal sum-of-products (SOP) expression for f using a **Karnaugh** map. Show all prime and essential prime implicants.



$$f = x_1x_2 + x_2\bar{x}_3 + \bar{x}_2x_4$$

- 2) Consider a 6-variable Boolean function $f = f_1(x_1, x_2, x_3, x_4) \cdot f_2(x_4, x_5, x_6)$ where $f_1 = \prod (1, 2, 3, 5, 7, 12, 14)$ - x_1 is the most significant bit, and $f_2 = \prod (3, 4, 5, 6, 7)$ - x_4 is the most significant bit.


- a) Obtain a minimal product-of-sum (POS) expression for f .
b) Implement f using only two-input NAND (NAND-2) gates; use minimal number of gates. Use only variables as inputs (not their negated forms).




$$f_1 = (x_1 + \bar{x}_4)(\bar{x}_1 + \bar{x}_2 + x_4)(x_1 + x_2 + \bar{x}_3)$$

$$f_2 = (\bar{x}_4)(\bar{x}_5 + \bar{x}_6)$$

$$f = f_1 \cdot f_2 = (\bar{x}_4)(\bar{x}_5 + \bar{x}_6)(\bar{x}_1 + \bar{x}_2)(x_1 + x_2 + \bar{x}_3)$$



- 3) Consider a circuit consisting of AND-2 and XOR-2 gates with 4 inputs, A_0, A_1, B_0, B_1 , and 4 outputs, C_0, C_1, C_2, C_3 .



- Derive truth table of this circuit.
- Suppose that for a certain application, always $A_0=1$ and $B_0=0$. For this scenario, simplify the circuit by only using NOR-2 gates.

a) $(A_1 A_0) \times (B_1 B_0) = C_3 C_2 C_1 C_0$

b)

$A_1 \rightarrow$
 $B_1 \rightarrow$
 $A_1 B_1 = C_1$

$C_1 \text{ ————— } A_1$

$0 \text{ ————— } C_0$

$0 \text{ ————— } C_3$


15

10

-1.5 for each error

NOR

- 4) Consider 4 binary inputs representing decimal numbers from 0 to 15. Also consider a 7-segment display as shown below. It only shows two letters: H (stands for high), and L (stands for low). If the decimal number is below 5, the display shows L; if the decimal number above 10 the display shows H; otherwise (5, 6, 7, 8, 9, 10) what the segment shows, does not matter. Design a circuit consisting of minimal number of NAND-2 gates for this operation. Note that the circuit has 4 inputs and 7 outputs; 7 outputs of the circuit are connected to 7 segments **a, b, c, d, e, f, and g**. If a segment output is logic 1 then the corresponding segment is illuminated or lit.



	x_1	x_2	x_3	x_4	a	b	c	d	e	f	g
0	0	0	0	0				1	1	1	
1	0	0	0	1				1	1	1	
2	0	0	1	0				1	1	1	
3	0	0	1	1				1	1	1	
4	0	1	0	0							
5	0	1	0	1							
6	0	1	1	0							
7	0	1	1	1							
8	1	0	0	0							
9	1	0	0	1							
10	1	0	1	0	1	1		1	1		
11	1	0	1	1	1	1		1	1		
12	1	1	0	0				1	1		
13	1	1	0	1				1	1		
14	1	1	1	0				1	1		
15	1	1	1	1				1	1		

$$b = c = f = x_1 x_2 + x_1 x_3 x_4$$

$$d = \bar{x}_1 \bar{x}_2 + \bar{x}_1 \bar{x}_3 \bar{x}_4$$

$$e = g = b + d$$

$$\begin{aligned}
 b &= \overline{x_1 x_2} \cdot \overline{x_1 x_3 x_4} \\
 &= \overline{x_1 x_2} \cdot (\overline{x_1 x_3}) \overline{x_4} \\
 &= \overline{x_1 x_2} \cdot (\overline{\overline{x_1} \overline{x_3}}) \overline{x_4} \quad 5 \text{ NAND} \\
 d &\rightarrow 5 + 4 = 9 \text{ NAND} \quad e \rightarrow 3 \text{ NAND}
 \end{aligned}$$