## Student ID:

Date: 09/05/2022

# EHB322E Digital Electronic Circuits MIDTERM II 

Duration: 120 Minutes
Grading: 1) $60 \%$, 2) $40 \%$
Exam is in closed-notes and closed-books format; calculators are allowed
For your answers please use the space provided in the exam sheet
GOOD LUCK!

1) Consider a Boolean function $f=g x_{2} x_{3}+\overline{x_{1}} \overline{x_{2}}+x_{1} \overline{x_{3}}$ where $g=x_{4}+x_{5}$. Suppose that all NMOS transistors are identical and all PMOS transistors are identical. $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and $\left|\mathrm{V}_{\mathrm{TH}}\right|=1 \mathrm{~V}$ (Both for NMOS and PMOS).
Equivalent resistor for an NMOS transistor: $\boldsymbol{R}_{N}=\mathbf{1 2 k} \mathbf{\Omega}$
Equivalent resistor for a PMOS transistor: $\boldsymbol{R}_{P}=\mathbf{2 4 k} \boldsymbol{\Omega}$
Suppose that the output circuit node has a capacitance value of $\mathbf{1 0 p F}$. Neglect internal and other node capacitors.

Implement $\boldsymbol{f}$ with "NMOS Pass Transistor Logic - PTL - Network(s)" and "CMOS Inverters" with minimum number of transistors such that there is no threshold voltage drop at the output (output is VDD or GND all the time). For the PTL networks use the ordering of $x_{1}-x_{2}-$ $x_{3}-x_{4}-x_{5}$. Also use only variables $x_{1}-x_{2}-x_{3}-x_{4}-x_{5}$ as inputs, not their negated forms. Find the minimum number of transistors needed. Find the worst case (largest) $\boldsymbol{t}_{\text {PHL }}$ and $\boldsymbol{t}_{\boldsymbol{P L H}}$ values (total of 2 values).
2) Consider a Boolean function $f=g x_{2} x_{3}+\overline{x_{1}} \overline{x_{2}}+x_{1} \overline{x_{3}}$ where $g=x_{4}+x_{5}$. Implement $f$ with "Dynamic Logic" using "a Pull-Down NMOS Network" using minimum number of transistors such that there is no charge sharing problem. Find the minimum number of transistors needed.
Equivalent resistor for an NMOS transistor: $\boldsymbol{R}_{N}=\mathbf{1 2} \mathbf{k} \mathbf{\Omega}$
Equivalent resistor for a PMOS transistor: $\boldsymbol{R}_{P}=\mathbf{2 4} \mathbf{k} \boldsymbol{\Omega}$
Suppose that the output circuit node has a capacitance value of $\mathbf{1 0 p F}$. Neglect internal and other node capacitors. You can use variables $x_{1}-x_{2}-x_{3}-x_{4}-x_{5}$ and their negations as inputs. Find the worst case (largest) $\boldsymbol{t}_{\boldsymbol{P H L}}$ and $\boldsymbol{t}_{\boldsymbol{P L H}}$ values (total of 2 values).

